📄 spim_1int.lis
字号:
0000 ;-------------------------------------
0060 AMX_IN: equ 60h ; Analog Input Multiplexor Control (RW)
00C0 AMX_IN_ACI3: equ C0h ; MASK: column 3 input mux
0030 AMX_IN_ACI2: equ 30h ; MASK: column 2 input mux
000C AMX_IN_ACI1: equ 0Ch ; MASK: column 1 input mux
0003 AMX_IN_ACI0: equ 03h ; MASK: column 0 input mux
0000
0063 ARF_CR: equ 63h ; Analog Reference Control Register (RW)
0040 ARF_CR_HBE: equ 40h ; MASK: Bias level control
0038 ARF_CR_REF: equ 38h ; MASK: Analog Reference controls
0007 ARF_CR_REFPWR: equ 07h ; MASK: Analog Reference power
0004 ARF_CR_APWR: equ 04h ; MASK: use deprecated; see datasheet
0003 ARF_CR_SCPWR: equ 03h ; MASK: Switched Cap block power
0000
0064 CMP_CR0: equ 64h ; Analog Comparator Bus 0 Register (#)
0080 CMP_CR0_COMP3: equ 80h ; MASK: Column 3 comparator state (R)
0040 CMP_CR0_COMP2: equ 40h ; MASK: Column 2 comparator state (R)
0020 CMP_CR0_COMP1: equ 20h ; MASK: Column 1 comparator state (R)
0010 CMP_CR0_COMP0: equ 10h ; MASK: Column 0 comparator state (R)
0008 CMP_CR0_AINT3: equ 08h ; MASK: Column 3 interrupt source (RW)
0004 CMP_CR0_AINT2: equ 04h ; MASK: Column 2 interrupt source (RW)
0002 CMP_CR0_AINT1: equ 02h ; MASK: Column 1 interrupt source (RW)
0001 CMP_CR0_AINT0: equ 01h ; MASK: Column 0 interrupt source (RW)
0000
0065 ASY_CR: equ 65h ; Analog Synchronizaton Control (#)
0070 ASY_CR_SARCOUNT: equ 70h ; MASK: SAR support: resolution count (W)
0008 ASY_CR_SARSIGN: equ 08h ; MASK: SAR support: sign (RW)
0006 ASY_CR_SARCOL: equ 06h ; MASK: SAR support: column spec (RW)
0001 ASY_CR_SYNCEN: equ 01h ; MASK: Stall bit (RW)
0000
0066 CMP_CR1: equ 66h ; Analog Comparator Bus 1 Register (RW)
0080 CMP_CR1_ASYNCH3: equ 80h ; MASK: Column 3 comparator bus synch
0040 CMP_CR1_ASYNCH2: equ 40h ; MASK: Column 2 comparator bus synch
0020 CMP_CR1_ASYNCH1: equ 20h ; MASK: Column 1 comparator bus synch
0010 CMP_CR1_ASYNCH0: equ 10h ; MASK: Column 0 comparator bus synch
0000
0000 ;---------------------------------------------------
0000 ; Analog PSoC block Registers
0000 ;
0000 ; Note: the following registers are mapped into
0000 ; both register bank 0 AND register bank 1.
0000 ;---------------------------------------------------
0000
0000 ; Continuous Time PSoC block Type B Row 0 Col 0
0070 ACB00CR3: equ 70h ; Control register 3 (RW)
0071 ACB00CR0: equ 71h ; Control register 0 (RW)
0072 ACB00CR1: equ 72h ; Control register 1 (RW)
0073 ACB00CR2: equ 73h ; Control register 2 (RW)
0000
0000 ; Continuous Time PSoC block Type B Row 0 Col 1
0074 ACB01CR3: equ 74h ; Control register 3 (RW)
0075 ACB01CR0: equ 75h ; Control register 0 (RW)
0076 ACB01CR1: equ 76h ; Control register 1 (RW)
0077 ACB01CR2: equ 77h ; Control register 2 (RW)
0000
0000 ; Continuous Time PSoC block Type B Row 0 Col 2
0078 ACB02CR3: equ 78h ; Control register 3 (RW)
0079 ACB02CR0: equ 79h ; Control register 0 (RW)
007A ACB02CR1: equ 7Ah ; Control register 1 (RW)
007B ACB02CR2: equ 7Bh ; Control register 2 (RW)
0000
0000 ; Continuous Time PSoC block Type B Row 0 Col 3
007C ACB03CR3: equ 7Ch ; Control register 3 (RW)
007D ACB03CR0: equ 7Dh ; Control register 0 (RW)
007E ACB03CR1: equ 7Eh ; Control register 1 (RW)
007F ACB03CR2: equ 7Fh ; Control register 2 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 1 Col 0
0080 ASC10CR0: equ 80h ; Control register 0 (RW)
0081 ASC10CR1: equ 81h ; Control register 1 (RW)
0082 ASC10CR2: equ 82h ; Control register 2 (RW)
0083 ASC10CR3: equ 83h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 1 Col 1
0084 ASD11CR0: equ 84h ; Control register 0 (RW)
0085 ASD11CR1: equ 85h ; Control register 1 (RW)
0086 ASD11CR2: equ 86h ; Control register 2 (RW)
0087 ASD11CR3: equ 87h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 1 Col 2
0088 ASC12CR0: equ 88h ; Control register 0 (RW)
0089 ASC12CR1: equ 89h ; Control register 1 (RW)
008A ASC12CR2: equ 8Ah ; Control register 2 (RW)
008B ASC12CR3: equ 8Bh ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 1 Col 3
008C ASD13CR0: equ 8Ch ; Control register 0 (RW)
008D ASD13CR1: equ 8Dh ; Control register 1 (RW)
008E ASD13CR2: equ 8Eh ; Control register 2 (RW)
008F ASD13CR3: equ 8Fh ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 2 Col 0
0090 ASD20CR0: equ 90h ; Control register 0 (RW)
0091 ASD20CR1: equ 91h ; Control register 1 (RW)
0092 ASD20CR2: equ 92h ; Control register 2 (RW)
0093 ASD20CR3: equ 93h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 2 Col 1
0094 ASC21CR0: equ 94h ; Control register 0 (RW)
0095 ASC21CR1: equ 95h ; Control register 1 (RW)
0096 ASC21CR2: equ 96h ; Control register 2 (RW)
0097 ASC21CR3: equ 97h ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType D Row 2 Col 2
0098 ASD22CR0: equ 98h ; Control register 0 (RW)
0099 ASD22CR1: equ 99h ; Control register 1 (RW)
009A ASD22CR2: equ 9Ah ; Control register 2 (RW)
009B ASD22CR3: equ 9Bh ; Control register 3 (RW)
0000
0000 ; Switched Cap PSoC blockType C Row 2 Col 3
009C ASC23CR0: equ 9Ch ; Control register 0 (RW)
009D ASC23CR1: equ 9Dh ; Control register 1 (RW)
009E ASC23CR2: equ 9Eh ; Control register 2 (RW)
009F ASC23CR3: equ 9Fh ; Control register 3 (RW)
0000
0000 ;-----------------------------------------------
0000 ; Global General Purpose Data Registers
0000 ;-----------------------------------------------
006C TMP0_DR: equ 6Ch ; deprecated do not use
006D TMP1_DR: equ 6Dh ; deprecated do not use
006E TMP2_DR: equ 6Eh ; deprecated do not use
006F TMP3_DR: equ 6Fh ; deprecated do not use
0000
006C TMP_DR0: equ 6Ch ; Temporary Data Register 0 (RW)
006D TMP_DR1: equ 6Dh ; Temporary Data Register 1 (RW)
006E TMP_DR2: equ 6Eh ; Temporary Data Register 2 (RW)
006F TMP_DR3: equ 6Fh ; Temporary Data Register 3 (RW)
0000
0000 ;------------------------------------------------
0000 ; Row Digital Interconnects
0000 ;
0000 ; Note: the following registers are mapped into
0000 ; both register bank 0 AND register bank 1.
0000 ;------------------------------------------------
0000
00B0 RDI0RI: equ B0h ; Row Digital Interconnect Row 0 Input Reg (RW)
00B1 RDI0SYN: equ B1h ; Row Digital Interconnect Row 0 Sync Reg (RW)
00B2 RDI0IS: equ B2h ; Row 0 Input Select Register (RW)
00B3 RDI0LT0: equ B3h ; Row 0 Look Up Table Register 0 (RW)
00B4 RDI0LT1: equ B4h ; Row 0 Look Up Table Register 1 (RW)
00B5 RDI0RO0: equ B5h ; Row 0 Output Register 0 (RW)
00B6 RDI0RO1: equ B6h ; Row 0 Output Register 1 (RW)
0000
00B8 RDI1RI: equ B8h ; Row Digital Interconnect Row 1 Input Reg (RW)
00B9 RDI1SYN: equ B9h ; Row Digital Interconnect Row 1 Sync Reg (RW)
00BA RDI1IS: equ BAh ; Row 1 Input Select Register (RW)
00BB RDI1LT0: equ BBh ; Row 1 Look Up Table Register 0 (RW)
00BC RDI1LT1: equ BCh ; Row 1 Look Up Table Register 1 (RW)
00BD RDI1RO0: equ BDh ; Row 1 Output Register 0 (RW)
00BE RDI1RO1: equ BEh ; Row 1 Output Register 1 (RW)
0000
00C0 RDI2RI: equ C0h ; Row Digital Interconnect Row 2 Input Reg (RW)
00C1 RDI2SYN: equ C1h ; Row Digital Interconnect Row 2 Sync Reg (RW)
00C2 RDI2IS: equ C2h ; Row 2 Input Select Register (RW)
00C3 RDI2LT0: equ C3h ; Row 2 Look Up Table Register 0 (RW)
00C4 RDI2LT1: equ C4h ; Row 2 Look Up Table Register 1 (RW)
00C5 RDI2RO0: equ C5h ; Row 2 Output Register 0 (RW)
00C6 RDI2RO1: equ C6h ; Row 2 Output Register 1 (RW)
0000
00C8 RDI3RI: equ C8h ; Row Digital Interconnect Row 3 Input Reg (RW)
00C9 RDI3SYN: equ C9h ; Row Digital Interconnect Row 3 Sync Reg (RW)
00CA RDI3IS: equ CAh ; Row 3 Input Select Register (RW)
00CB RDI3LT0: equ CBh ; Row 3 Look Up Table Register 0 (RW)
00CC RDI3LT1: equ CCh ; Row 3 Look Up Table Register 1 (RW)
00CD RDI3RO0: equ CDh ; Row 3 Output Register 0 (RW)
00CE RDI3RO1: equ CEh ; Row 3 Output Register 1 (RW)
0000
0000 ;-----------------------------------------------
0000 ; Ram Page Pointers
0000 ;-----------------------------------------------
00D0 CUR_PP: equ D0h ; Current Page Pointer
00D1 STK_PP: equ D1h ; Stack Page Pointer
00D3 IDX_PP: equ D3h ; Index Page Pointer
00D4 MVR_PP: equ D4h ; MVI Read Page Pointer
00D5 MVW_PP: equ D5h ; MVI Write Page Pointer
0000
0000 ;------------------------------------------------
0000 ; I2C Configuration Registers
0000 ;------------------------------------------------
00D6 I2C_CFG: equ D6h ; I2C Configuration Register (RW)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -