📄 output.prd
字号:
|--------------------------------------------|
|- ispLEVER Fitter Report File -|
|- Version 2.01.28.41.02 -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|
Start: Wed May 28 08:15:12 2003
End : Wed May 28 08:15:12 2003 $$$ Elapsed time: 00:00:00
===========================================================================
Part [C:\programme\ispTOOLS\ispcpld/dat/mach4a/mach468a] Design [output.tt4]
* Place/Route options (keycode = 540674)
= Spread Placement: ON
= No. Routing Attempts/Placement 2
* Placement Completion
+- Block +------- IO Pins Available
| +- Macrocells Available | +-- IO Pins Used
| | +- Signals to Place | | +----- Logic Array Inputs
| | | +- Placed | | | +- Array Inputs Used
_|____|____|____|_______________|____|_____________|___|________________
0 | 16 | 11 | 11 => 100% | 8 | 8 => 100% | 33 | 13 => 39%
1 | 16 | 10 | 10 => 100% | 8 | 7 => 87% | 33 | 19 => 57%
2 | 16 | 10 | 10 => 100% | 8 | 8 => 100% | 33 | 10 => 30%
3 | 16 | 10 | 10 => 100% | 8 | 8 => 100% | 33 | 26 => 78%
---|----|----|------------|-------|------------|-----|------------------
| Avg number of array inputs in used blocks : 17.00 => 51%
* Input/Clock Signal count: 10 -> placed: 10 = 100%
Resources Available Used
-----------------------------------------------------------------
Input Pins : 0 0 => 0%
I/O Pins : 32 31 => 96%
Clock Only Pins : 0 0 => 0%
Clock/Input Pins : 2 1 => 50%
Logic Blocks : 4 4 => 100%
Macrocells : 64 41 => 64%
PT Clusters : 64 11 => 17%
- Single PT Clusters : 64 30 => 46%
Input Registers : 0
* Routing Completion: 100%
* Attempts: Place [ 51] Route [ 0]
===========================================================================
Signal Fanout Table
===========================================================================
+- Signal Number
| +- Block Location ('+' for dedicated inputs)
| | +- Sig Type
| | | +- Signal-to-Pin Assignment
| | | | Fanout to Logic Blocks Signal Name
___|__|__|____|____________________________________________________________
1| 3|NOD| . |=> 012.| N_106_iZ0
2| 1|NOD| . |=> ..2.| N_108_iZ0
3| 1|NOD| . |=> .1.3| Port_sel_un109_data_iZ0
4| 2|INP| 22|=> .1.3| adresse_0_
5| 2|INP| 23|=> .1.3| adresse_1_
6| 2|INP| 24|=> .1.3| adresse_2_
7| 2|INP| 25|=> .1.3| adresse_3_
8| 2|INP| 26|=> .1.3| adresse_4_
9| 2|INP| 27|=> .1.3| adresse_5_
10| 1|INP| 16|=> .1.3| cs
11| 3| IO| 33|=> ..2.| data_0_
12| 3| IO| 34|=> ..2.| data_1_
13| 3| IO| 35|=> .12.| data_2_
14| 3| IO| 36|=> ..2.| data_3_
15| 3| IO| 37|=> ..2.| data_4_
16| 3| IO| 38|=> ..2.| data_5_
17| 3| IO| 39|=> 0.2.| data_6_
18| 3| IO| 40|=> 0...| data_7_
19| 2|NOD| . |=> 0..3| data_p2_0
20| 2|NOD| . |=> 0..3| data_p2_1
21| 1|NOD| . |=> 0..3| data_p2_2
22| 2|NOD| . |=> 0..3| data_p2_3
23| 2|NOD| . |=> 0..3| data_p2_4
24| 2|NOD| . |=> 0..3| data_p2_5
25| 2|NOD| . |=> 0..3| data_p2_6
26| 0|NOD| . |=> 0..3| data_p2_7
27| 2|NOD| . |=> .1.3| data_p7_0
28| 2|NOD| . |=> .1.3| data_p7_1
29| 2|NOD| . |=> .1.3| data_p7_2
30| 2|NOD| . |=> .1.3| data_p7_3
31| 0|NOD| . |=> .1.3| data_p8_6
32| 3|NOD| . |=> 0...| data_p8_6_0
33| 0|NOD| . |=> .1.3| data_p8_7
34| 0|OUT| 44|=> ....| p2_0_
35| 0|OUT| 45|=> ....| p2_1_
36| 0|OUT| 46|=> ....| p2_2_
37| 0|OUT| 47|=> ....| p2_3_
38| 0|OUT| 48|=> ....| p2_4_
39| 0|OUT| 1|=> ....| p2_5_
40| 0|OUT| 2|=> ....| p2_6_
41| 0|OUT| 3|=> ....| p2_7_
42| 1|OUT| 9|=> ....| p7_0_
43| 1|OUT| 10|=> ....| p7_1_
44| 1|OUT| 11|=> ....| p7_2_
45| 1|OUT| 12|=> ....| p7_3_
46| 1|OUT| 13|=> ....| p8_6_
47| 1|OUT| 14|=> ....| p8_7_
48| 2|INP| 20|=> .1.3| rd
49| +|INP| 29|=> 0123| reset
50| 1|NOD| . |=> ...3| un1_un1_data_p821
51| 2|INP| 21|=> .1.3| wr
---------------------------------------------------------------------------
===========================================================================
< C:\programme\ispTOOLS\ispcpld/dat/mach4a/mach468a Device Pin Assignments >
===========================================================================
+- Device Pin No
| Pin Type +- Signal Fixed (*)
| | | Signal Name
____|_____|_________|______________________________________________________
1 | I_O | 0_02|*| p2_5_
2 | I_O | 0_01|*| p2_6_
3 | I_O | 0_00|*| p2_7_
4 | JTAG | | | (pwr/test)
5 | CkIn | | | -
6 | JTAG | | | (pwr/test)
7 | GND | | | (pwr/test)
8 | JTAG | | | (pwr/test)
9 | I_O | 1_00|*| p7_0_
10 | I_O | 1_01|*| p7_1_
11 | I_O | 1_02|*| p7_2_
12 | I_O | 1_03|*| p7_3_
13 | I_O | 1_04|*| p8_6_
14 | I_O | 1_05|*| p8_7_
15 | I_O | 1_06| | -
16 | I_O | 1_07|*| cs
17 | Vcc | | | (pwr/test)
18 | JTAG | | | (pwr/test)
19 | GND | | | (pwr/test)
20 | I_O | 2_07|*| rd
21 | I_O | 2_06|*| wr
22 | I_O | 2_05|*| adresse_0_
23 | I_O | 2_04|*| adresse_1_
24 | I_O | 2_03|*| adresse_2_
25 | I_O | 2_02|*| adresse_3_
26 | I_O | 2_01|*| adresse_4_
27 | I_O | 2_00|*| adresse_5_
28 | JTAG | | | (pwr/test)
29 | CkIn | |*| reset
30 | JTAG | | | (pwr/test)
31 | GND | | | (pwr/test)
32 | JTAG | | | (pwr/test)
33 | I_O | 3_00|*| data_0_
34 | I_O | 3_01|*| data_1_
35 | I_O | 3_02|*| data_2_
36 | I_O | 3_03|*| data_3_
37 | I_O | 3_04|*| data_4_
38 | I_O | 3_05|*| data_5_
39 | I_O | 3_06|*| data_6_
40 | I_O | 3_07|*| data_7_
41 | Vcc | | | (pwr/test)
42 | JTAG | | | (pwr/test)
43 | GND | | | (pwr/test)
44 | I_O | 0_07|*| p2_0_
45 | I_O | 0_06|*| p2_1_
46 | I_O | 0_05|*| p2_2_
47 | I_O | 0_04|*| p2_3_
48 | I_O | 0_03|*| p2_4_
---------------------------------------------------------------------------
===========================================================================
< Block [ 0] > Macrocell (MCell) Cluster Assignments
===========================================================================
+ Macrocell Number
| PT Requirements------ Logic XOR+ +--- Macrocell PT Cluster Size
| Sync/Async-------+ | | | Cluster to Mcell Assignment
| Node Fixed(*)----+ | | | | | +- XOR PT Size
| Sig Type-+ | | | | | | | XOR to Mcell Assignment
| Signal Name | | | | | | | | |
_|_________________|__|__|___|_____|__|______|___|__________|______________
0| p2_2_|OUT| | S | 1 | 4 free | 1 XOR to [ 0] for 1 PT sig
1| p2_1_|OUT| | S | 1 | 4 free | 1 XOR to [ 1] for 1 PT sig
2| data_p8_6|NOD| | A | 1 | 2 free | 1 XOR to [ 2] for 1 PT sig
3| | ? | | S | | 4 free | 1 XOR free
4| p2_0_|OUT| | S | 1 | 4 free | 1 XOR to [ 4] for 1 PT sig
5| p2_7_|OUT| | S | 1 | 4 free | 1 XOR to [ 5] for 1 PT sig
6| p2_5_|OUT| | S | 1 | 4 free | 1 XOR to [ 6] for 1 PT sig
7| | ? | | S | | 4 free | 1 XOR free
8| p2_4_|OUT| | S | 1 | 4 free | 1 XOR to [ 8] for 1 PT sig
9| p2_6_|OUT| | S | 1 | 4 free | 1 XOR to [ 9] for 1 PT sig
10| data_p2_7|NOD| | A | 1 | 2 free | 1 XOR to [10] for 1 PT sig
11| | ? | | S | | 4 free | 1 XOR free
12| p2_3_|OUT| | S | 1 | 4 free | 1 XOR to [12] for 1 PT sig
13| data_p8_7|NOD| | A | 1 | 2 free | 1 XOR to [13] for 1 PT sig
14| | ? | | S | | 4 free | 1 XOR free
15| | ? | | S | | 4 free | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
< Block [ 0] > Maximum PT Capacity
===========================================================================
+ Macrocell Number
| PT Requirements------ Logic XOR+
| Sync/Async-------+ | |
| Node Fixed(*)----+ | | |
| Sig Type-+ | | | |
| Signal Name | | | | | Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
0| p2_2_|OUT| | S | 1 |=> can support up to [ 11] logic PT(s)
1| p2_1_|OUT| | S | 1 |=> can support up to [ 16] logic PT(s)
2| data_p8_6|NOD| | A | 1 |=> can support up to [ 16] logic PT(s)
3| | ? | | S | |=> can support up to [ 15] logic PT(s)
4| p2_0_|OUT| | S | 1 |=> can support up to [ 18] logic PT(s)
5| p2_7_|OUT| | S | 1 |=> can support up to [ 18] logic PT(s)
6| p2_5_|OUT| | S | 1 |=> can support up to [ 18] logic PT(s)
7| | ? | | S | |=> can support up to [ 17] logic PT(s)
8| p2_4_|OUT| | S | 1 |=> can support up to [ 16] logic PT(s)
9| p2_6_|OUT| | S | 1 |=> can support up to [ 16] logic PT(s)
10| data_p2_7|NOD| | A | 1 |=> can support up to [ 16] logic PT(s)
11| | ? | | S | |=> can support up to [ 13] logic PT(s)
12| p2_3_|OUT| | S | 1 |=> can support up to [ 17] logic PT(s)
13| data_p8_7|NOD| | A | 1 |=> can support up to [ 17] logic PT(s)
14| | ? | | S | |=> can support up to [ 12] logic PT(s)
15| | ? | | S | |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
< Block [ 0] > Node-Pin Assignments
===========================================================================
+ Macrocell Number
| Node Fixed(*)------+
| Sig Type---+ | to | Block [ 0] IO Pin | Device Pin
| Signal Name | | pin | Numbers | Numbers
_|_________________|__|_____|____________________|________________________
0| p2_2_|OUT| | => |( 5) 6 7 0 |( 46) 45 44 3
1| p2_1_|OUT| | => | 5 ( 6) 7 0 | 46 ( 45) 44 3
2| data_p8_6|NOD| | => | 6 7 0 1 | 45 44 3 2
3| | | | => | 6 7 0 1 | 45 44 3 2
4| p2_0_|OUT| | => |( 7) 0 1 2 |( 44) 3 2 1
5| p2_7_|OUT| | => | 7 ( 0) 1 2 | 44 ( 3) 2 1
6| p2_5_|OUT| | => | 0 1 ( 2) 3 | 3 2 ( 1) 48
7| | | | => | 0 1 2 3 | 3 2 1 48
8| p2_4_|OUT| | => | 1 2 ( 3) 4 | 2 1 ( 48) 47
9| p2_6_|OUT| | => |( 1) 2 3 4 |( 2) 1 48 47
10| data_p2_7|NOD| | => | 2 3 4 5 | 1 48 47 46
11| | | | => | 2 3 4 5 | 1 48 47 46
12| p2_3_|OUT| | => | 3 ( 4) 5 6 | 48 ( 47) 46 45
13| data_p8_7|NOD| | => | 3 4 5 6 | 48 47 46 45
14| | | | => | 4 5 6 7 | 47 46 45 44
15| | | | => | 4 5 6 7 | 47 46 45 44
---------------------------------------------------------------------------
===========================================================================
< Block [ 0] > IO-to-Node Pin Mapping
===========================================================================
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -