📄 riqi.rpt
字号:
_LC8_A12 = LCELL( _EQ009);
_EQ009 = _LC2_A12 & !_LC3_A12 & _LC5_A12;
-- Node name is '|DAY1:5|:20'
-- Equation name is '_LC2_A7', type is buried
_LC2_A7 = DFFE( _LC3_A12, GLOBAL( CLKD), VCC, VCC, !_LC4_A7);
-- Node name is '|DAY1:5|~69~1'
-- Equation name is '_LC6_A12', type is buried
-- synthesized logic cell
!_LC6_A12 = _LC6_A12~NOT;
_LC6_A12~NOT = LCELL( _EQ010);
_EQ010 = _LC7_A12
# _LC4_A12
# !_LC5_A12;
-- Node name is '|DAY1:5|:69'
-- Equation name is '_LC3_A12', type is buried
!_LC3_A12 = _LC3_A12~NOT;
_LC3_A12~NOT = LCELL( _EQ011);
_EQ011 = !_LC5_A7
# !_LC6_A12
# !_LC2_A12
# _LC8_A7;
-- Node name is '|DAY1:5|~135~1'
-- Equation name is '_LC5_A7', type is buried
-- synthesized logic cell
!_LC5_A7 = _LC5_A7~NOT;
_LC5_A7~NOT = LCELL( _EQ012);
_EQ012 = !_LC1_A12
# _LC6_A7
# _LC7_A7;
-- Node name is '|DAY1:5|:135'
-- Equation name is '_LC3_A7', type is buried
_LC3_A7 = LCELL( _EQ013);
_EQ013 = _LC1_A12 & !_LC6_A7 & !_LC7_A7 & _LC8_A7;
-- Node name is '|MONTH1:2|:31' = '|MONTH1:2|cq00'
-- Equation name is '_LC8_A18', type is buried
!_LC8_A18 = _LC8_A18~NOT;
_LC8_A18~NOT = DFFE( _EQ014, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ014 = _LC8_A18
# !_LC7_A18;
-- Node name is '|MONTH1:2|:30' = '|MONTH1:2|cq01'
-- Equation name is '_LC3_A18', type is buried
_LC3_A18 = DFFE( _EQ015, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ015 = _LC3_A18 & _LC7_A18 & !_LC8_A17 & !_LC8_A18
# !_LC3_A18 & _LC7_A18 & _LC8_A18
# _LC7_A18 & _LC8_A17 & _LC8_A18;
-- Node name is '|MONTH1:2|:29' = '|MONTH1:2|cq02'
-- Equation name is '_LC6_A18', type is buried
_LC6_A18 = DFFE( _EQ016, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ016 = !_LC3_A18 & !_LC4_A18 & _LC6_A18
# !_LC4_A18 & _LC6_A18 & !_LC8_A18
# _LC3_A18 & !_LC4_A18 & !_LC6_A18 & _LC8_A18;
-- Node name is '|MONTH1:2|:28' = '|MONTH1:2|cq03'
-- Equation name is '_LC4_A18', type is buried
_LC4_A18 = DFFE( _EQ017, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ017 = _LC3_A18 & !_LC4_A18 & _LC6_A18 & _LC8_A18
# !_LC3_A18 & _LC4_A18 & !_LC6_A18 & !_LC8_A18;
-- Node name is '|MONTH1:2|:27' = '|MONTH1:2|cq10'
-- Equation name is '_LC1_A17', type is buried
_LC1_A17 = DFFE( _EQ018, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ018 = _LC1_A17 & _LC7_A18 & !_LC8_A17
# !_LC1_A17 & !_LC7_A18;
-- Node name is '|MONTH1:2|:26' = '|MONTH1:2|cq11'
-- Equation name is '_LC3_A17', type is buried
_LC3_A17 = DFFE( _EQ019, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ019 = _LC3_A17 & _LC7_A18
# !_LC1_A17 & _LC3_A17
# _LC1_A17 & !_LC3_A17 & !_LC7_A18;
-- Node name is '|MONTH1:2|:25' = '|MONTH1:2|cq12'
-- Equation name is '_LC2_A17', type is buried
_LC2_A17 = DFFE( _EQ020, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ020 = _LC2_A17 & _LC7_A18
# _LC2_A17 & !_LC3_A17
# !_LC1_A17 & _LC2_A17
# _LC1_A17 & !_LC2_A17 & _LC3_A17 & !_LC7_A18;
-- Node name is '|MONTH1:2|:24' = '|MONTH1:2|cq13'
-- Equation name is '_LC5_A17', type is buried
_LC5_A17 = DFFE( _EQ021, _LC2_A7, GLOBAL(!RESET), VCC, VCC);
_EQ021 = _LC5_A17 & _LC7_A18
# _LC5_A17 & !_LC6_A17
# !_LC2_A17 & _LC5_A17
# _LC2_A17 & !_LC5_A17 & _LC6_A17 & !_LC7_A18;
-- Node name is '|MONTH1:2|LPM_ADD_SUB:156|addcore:adder|:55' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_A17', type is buried
_LC6_A17 = LCELL( _EQ022);
_EQ022 = _LC1_A17 & _LC3_A17;
-- Node name is '|MONTH1:2|:20'
-- Equation name is '_LC1_A7', type is buried
_LC1_A7 = DFFE( _LC8_A17, _LC2_A7, VCC, VCC, !_LC4_A7);
-- Node name is '|MONTH1:2|~65~1'
-- Equation name is '_LC4_A17', type is buried
-- synthesized logic cell
!_LC4_A17 = _LC4_A17~NOT;
_LC4_A17~NOT = LCELL( _EQ023);
_EQ023 = _LC3_A17
# _LC6_A18
# _LC8_A18;
-- Node name is '|MONTH1:2|~65~2'
-- Equation name is '_LC2_A18', type is buried
-- synthesized logic cell
!_LC2_A18 = _LC2_A18~NOT;
_LC2_A18~NOT = LCELL( _EQ024);
_EQ024 = _LC4_A18
# !_LC3_A18
# _LC5_A17;
-- Node name is '|MONTH1:2|:65'
-- Equation name is '_LC8_A17', type is buried
!_LC8_A17 = _LC8_A17~NOT;
_LC8_A17~NOT = LCELL( _EQ025);
_EQ025 = !_LC1_A17
# _LC2_A17
# !_LC4_A17
# !_LC2_A18;
-- Node name is '|MONTH1:2|:130'
-- Equation name is '_LC7_A18', type is buried
!_LC7_A18 = _LC7_A18~NOT;
_LC7_A18~NOT = LCELL( _EQ026);
_EQ026 = _LC3_A18 & _LC4_A18
# _LC4_A18 & _LC6_A18
# _LC4_A18 & _LC8_A18;
-- Node name is '|WEEK1:25|:17' = '|WEEK1:25|cq10'
-- Equation name is '_LC4_B9', type is buried
_LC4_B9 = DFFE( _EQ027, GLOBAL( CLKD), GLOBAL(!RESET), VCC, VCC);
_EQ027 = !_LC4_B9
# _LC1_B9 & _LC2_B9 & !_LC8_B9;
-- Node name is '|WEEK1:25|:16' = '|WEEK1:25|cq11'
-- Equation name is '_LC1_B9', type is buried
_LC1_B9 = DFFE( _EQ028, GLOBAL( CLKD), GLOBAL(!RESET), VCC, VCC);
_EQ028 = _LC1_B9 & !_LC4_B9
# !_LC1_B9 & _LC4_B9;
-- Node name is '|WEEK1:25|:15' = '|WEEK1:25|cq12'
-- Equation name is '_LC2_B9', type is buried
_LC2_B9 = DFFE( _EQ029, GLOBAL( CLKD), GLOBAL(!RESET), VCC, VCC);
_EQ029 = !_LC1_B9 & _LC2_B9
# _LC2_B9 & !_LC4_B9
# _LC1_B9 & !_LC2_B9 & _LC4_B9;
-- Node name is '|WEEK1:25|:14' = '|WEEK1:25|cq13'
-- Equation name is '_LC8_B9', type is buried
_LC8_B9 = DFFE( _EQ030, GLOBAL( CLKD), GLOBAL(!RESET), VCC, VCC);
_EQ030 = !_LC1_B9 & _LC8_B9
# !_LC4_B9 & _LC8_B9
# !_LC2_B9 & _LC8_B9;
-- Node name is '|YEAR1:4|:29' = '|YEAR1:4|cq00'
-- Equation name is '_LC5_C6', type is buried
_LC5_C6 = DFFE(!_LC5_C6, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
-- Node name is '|YEAR1:4|:28' = '|YEAR1:4|cq01'
-- Equation name is '_LC2_C6', type is buried
_LC2_C6 = DFFE( _EQ031, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
_EQ031 = _LC2_C6 & !_LC5_C6
# !_LC2_C6 & _LC5_C6 & !_LC6_C6
# _LC1_C6 & !_LC2_C6 & _LC5_C6;
-- Node name is '|YEAR1:4|:27' = '|YEAR1:4|cq02'
-- Equation name is '_LC1_C6', type is buried
_LC1_C6 = DFFE( _EQ032, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
_EQ032 = _LC1_C6 & !_LC2_C6
# _LC1_C6 & !_LC5_C6
# !_LC1_C6 & _LC2_C6 & _LC5_C6;
-- Node name is '|YEAR1:4|:26' = '|YEAR1:4|cq03'
-- Equation name is '_LC6_C6', type is buried
_LC6_C6 = DFFE( _EQ033, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
_EQ033 = _LC1_C6 & _LC2_C6 & _LC5_C6 & !_LC6_C6
# !_LC5_C6 & _LC6_C6
# _LC1_C6 & !_LC2_C6 & _LC6_C6
# !_LC1_C6 & _LC2_C6 & _LC6_C6;
-- Node name is '|YEAR1:4|:25' = '|YEAR1:4|cq10'
-- Equation name is '_LC1_C14', type is buried
_LC1_C14 = DFFE( _EQ034, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
_EQ034 = _LC1_C14 & !_LC3_C6
# !_LC1_C14 & _LC3_C6;
-- Node name is '|YEAR1:4|:24' = '|YEAR1:4|cq11'
-- Equation name is '_LC3_C14', type is buried
_LC3_C14 = DFFE( _EQ035, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
_EQ035 = !_LC1_C14 & _LC3_C14 & !_LC4_C14
# _LC1_C14 & _LC3_C6 & !_LC3_C14 & !_LC4_C14
# !_LC3_C6 & _LC3_C14;
-- Node name is '|YEAR1:4|:23' = '|YEAR1:4|cq12'
-- Equation name is '_LC2_C14', type is buried
_LC2_C14 = DFFE( _EQ036, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
_EQ036 = _LC2_C14 & !_LC4_C14 & !_LC5_C14
# !_LC2_C14 & _LC3_C6 & !_LC4_C14 & _LC5_C14
# _LC2_C14 & !_LC3_C6;
-- Node name is '|YEAR1:4|:22' = '|YEAR1:4|cq13'
-- Equation name is '_LC8_C14', type is buried
_LC8_C14 = DFFE( _EQ037, _LC1_A7, GLOBAL(!RESET), VCC, VCC);
_EQ037 = _LC3_C6 & !_LC4_C14 & _LC6_C14
# !_LC3_C6 & _LC8_C14;
-- Node name is '|YEAR1:4|LPM_ADD_SUB:59|addcore:adder|:55' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_C14', type is buried
_LC5_C14 = LCELL( _EQ038);
_EQ038 = _LC1_C14 & _LC3_C14;
-- Node name is '|YEAR1:4|LPM_ADD_SUB:59|addcore:adder|:69' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC6_C14', type is buried
_LC6_C14 = LCELL( _EQ039);
_EQ039 = !_LC3_C14 & _LC8_C14
# !_LC1_C14 & _LC8_C14
# !_LC2_C14 & _LC8_C14
# _LC1_C14 & _LC2_C14 & _LC3_C14 & !_LC8_C14;
-- Node name is '|YEAR1:4|:45'
-- Equation name is '_LC3_C6', type is buried
_LC3_C6 = LCELL( _EQ040);
_EQ040 = !_LC1_C6 & !_LC2_C6 & _LC5_C6 & _LC6_C6;
-- Node name is '|YEAR1:4|:60'
-- Equation name is '_LC4_C14', type is buried
!_LC4_C14 = _LC4_C14~NOT;
_LC4_C14~NOT = LCELL( _EQ041);
_EQ041 = !_LC8_C14
# _LC2_C14
# _LC3_C14
# !_LC1_C14;
Project Information c:\clock\riqi.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'ACEX1K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:01
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:01
Timing SNF Extractor 00:00:00
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:03
Memory Allocated
-----------------
Peak memory allocated during compilation = 29,152K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -