pattern

来自「OMAP1030 处理器的ARM 侧硬件测试代码 OMAP1030 是TI」· 代码 · 共 794 行 · 第 1/5 页

TXT
794 行
字号
12345
gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->EltNumber = 25;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 0;gdmatest.c:		Chptr->FrameIndex = 0;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_NO_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_SINGLE_INDEX;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_DOUBINDEX;gdmatest.c:		Chptr->EltNumber = 25;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 3;gdmatest.c:		Chptr->FrameIndex = 11;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_NO_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->EltNumber = 25;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 3;gdmatest.c:		Chptr->FrameIndex = 11;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_NO_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_CONSTANT;gdmatest.c:		Chptr->EltNumber = 25;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 0;gdmatest.c:		Chptr->FrameIndex = 0;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_NO_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_CONSTANT;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->EltNumber = 25;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 0;gdmatest.c:		Chptr->FrameIndex = 0;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_NO_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_SINGLE_INDEX;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_SINGLE_INDEX;gdmatest.c:		Chptr->EltNumber = 25;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 2;gdmatest.c:		Chptr->FrameIndex = 0;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_NO_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_SYNC_1;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->EltNumber = 25;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 0;gdmatest.c:		Chptr->FrameIndex = 0;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->EltNumber = 26;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 5;gdmatest.c:		Chptr->FrameIndex = 12;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->DestBurst = DMA_SINGLE_BURST;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->DestAddressMode = DMA_ADD_POSTINC;gdmatest.c:		Chptr->EltNumber = 26;gdmatest.c:		Chptr->FrameNumber = 3;gdmatest.c:		Chptr->EltIndex = 5;gdmatest.c:		Chptr->FrameIndex = 12;gdmatest.c:		Chptr->TypeSize = DMA_TYPE_8_BITS;gdmatest.c:		Chptr->SrcPack = DMA_NO_PACKING;gdmatest.c:		Chptr->DestPack = DMA_PACKING;gdmatest.c:		Chptr->SrcBurst = DMA_BURST_4;gdmatest.c:		Chptr->DestBurst = DMA_BURST_8;gdmatest.c:		Chptr->SyncNumb = DMA_NOT_SYNC;gdmatest.c:		Chptr->EventSync = DMA_FRAME_SYNCHRONIZED;//fsgdmatest.c:		Chptr->Priority = DMA_HIGH_PRIORITY;gdmatest.c:		//  Chptr->Enable = ;gdmatest.c:		Chptr->Autoinit = DMA_AUTOINIT_OFF;gdmatest.c:		Chptr->Fifofush = DMA_NO_FLUSH;gdmatest.c:		Chptr->SrcAddressMode = DMA_ADD_POSTINC;
12345

pattern - 源码说明

本页面展示了「OMAP1030 处理器的ARM 侧硬件测试代码 OMAP1030 是TI的双核处理器」中的 pattern 源码文件，采用 编程语言编写，共 794 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫开发者社区收录了大量与OMAP1030相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?