wcdma_dec.h

来自「OMAP1030 处理器的ARM 侧硬件测试代码 OMAP1030 是TI」· C头文件代码 · 共 1,159 行 · 第 1/3 页
1,159 行
//-------------------------
#define            DEC_CH_9_CMBR_MAPPING                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_9_CMBR_MAPPING_OFFSET) << 2))
#define            DEC_CH_9_CMBR_MAPPING_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_10_CMBR_MAPPING
//-------------------------
#define            DEC_CH_10_CMBR_MAPPING                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_10_CMBR_MAPPING_OFFSET) << 2))
#define            DEC_CH_10_CMBR_MAPPING_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_11_CMBR_MAPPING
//-------------------------
#define            DEC_CH_11_CMBR_MAPPING                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_11_CMBR_MAPPING_OFFSET) << 2))
#define            DEC_CH_11_CMBR_MAPPING_RES_VAL                0x0
//R/W
//-------------------------



//DSP_START_MODE
//-------------------------
#define            DSP_START_MODE                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DSP_START_MODE_OFFSET) << 2))
#define            DSP_START_MODE_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_DONE_CPU
//-------------------------
#define            DEC_CH_DONE_CPU                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_DONE_CPU_OFFSET) << 2))
#define            DEC_CH_DONE_CPU_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_RDY_TO_USE_CPU
//-------------------------
#define            DEC_CH_RDY_TO_USE_CPU                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_RDY_TO_USE_CPU_OFFSET) << 2))
#define            DEC_CH_RDY_TO_USE_CPU_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_INTR_PENDING_CPU
//-------------------------
#define            DEC_CH_INTR_PENDING_CPU                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_INTR_PENDING_CPU_OFFSET) << 2))
#define            DEC_CH_INTR_PENDING_CPU_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_INTR_CLR_CPU
//-------------------------
#define            DEC_CH_INTR_CLR_CPU                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_INTR_CLR_CPU_OFFSET) << 2))
#define            DEC_CH_INTR_CLR_CPU_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_DONE_DSP
//-------------------------
#define            DEC_CH_DONE_DSP                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_DONE_DSP_OFFSET) << 2))
#define            DEC_CH_DONE_DSP_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_RDY_TO_USE_DSP
//-------------------------
#define            DEC_CH_RDY_TO_USE_DSP                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_RDY_TO_USE_DSP_OFFSET) << 2))
#define            DEC_CH_RDY_TO_USE_DSP_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_INTR_PENDING_DSP
//-------------------------
#define            DEC_CH_INTR_PENDING_DSP                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_INTR_PENDING_DSP_OFFSET) << 2))
#define            DEC_CH_INTR_PENDING_DSP_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_INTR_CLR_DSP
//-------------------------
#define            DEC_CH_INTR_CLR_DSP                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_INTR_CLR_DSP_OFFSET) << 2))
#define            DEC_CH_INTR_CLR_DSP_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_0_INTRRUPT
//-------------------------
#define            DEC_CH_0_INTRRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_0_INTRRUPT_OFFSET) << 2))
#define            DEC_CH_0_INTRRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_1_INTRRUPT
//-------------------------
#define            DEC_CH_1_INTRRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_1_INTRRUPT_OFFSET) << 2))
#define            DEC_CH_1_INTRRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_2_INTRRUPT
//-------------------------
#define            DEC_CH_2_INTRRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_2_INTRRUPT_OFFSET) << 2))
#define            DEC_CH_2_INTRRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_3_INTERRUPT
//-------------------------
#define            DEC_CH_3_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_3_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_3_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_4_INTERRUPT
//-------------------------
#define            DEC_CH_4_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_4_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_4_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_5_INTERRUPT
//-------------------------
#define            DEC_CH_5_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_5_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_5_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_6_INTERRUPT
//-------------------------
#define            DEC_CH_6_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_6_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_6_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_7_INTERRUPT
//-------------------------
#define            DEC_CH_7_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_7_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_7_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_8_INTERRUPT
//-------------------------
#define            DEC_CH_8_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_8_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_8_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_9_INTERRUPT
//-------------------------
#define            DEC_CH_9_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_9_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_9_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_10_INTERRUPT
//-------------------------
#define            DEC_CH_10_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_10_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_10_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//DEC_CH_11_INTERRUPT
//-------------------------
#define            DEC_CH_11_INTERRUPT                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+DEC_CH_11_INTERRUPT_OFFSET) << 2))
#define            DEC_CH_11_INTERRUPT_RES_VAL                0x0
//R/W
//-------------------------



//param_buffer_index_tick_ch_0
//-------------------------
#define            param_buffer_index_tick_ch_0                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_0_OFFSET) << 2))
#define            param_buffer_index_tick_ch_0_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_1
//-------------------------
#define            param_buffer_index_tick_ch_1                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_1_OFFSET) << 2))
#define            param_buffer_index_tick_ch_1_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_2
//-------------------------
#define            param_buffer_index_tick_ch_2                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_2_OFFSET) << 2))
#define            param_buffer_index_tick_ch_2_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_3
//-------------------------
#define            param_buffer_index_tick_ch_3                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_3_OFFSET) << 2))
#define            param_buffer_index_tick_ch_3_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_4
//-------------------------
#define            param_buffer_index_tick_ch_4                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_4_OFFSET) << 2))
#define            param_buffer_index_tick_ch_4_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_5
//-------------------------
#define            param_buffer_index_tick_ch_5                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_5_OFFSET) << 2))
#define            param_buffer_index_tick_ch_5_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_6
//-------------------------
#define            param_buffer_index_tick_ch_6                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_6_OFFSET) << 2))
#define            param_buffer_index_tick_ch_6_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_7
//-------------------------
#define            param_buffer_index_tick_ch_7                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_7_OFFSET) << 2))
#define            param_buffer_index_tick_ch_7_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_8
//-------------------------
#define            param_buffer_index_tick_ch_8                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_8_OFFSET) << 2))
#define            param_buffer_index_tick_ch_8_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_9
//-------------------------
#define            param_buffer_index_tick_ch_9                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_9_OFFSET) << 2))
#define            param_buffer_index_tick_ch_9_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_10
//-------------------------
#define            param_buffer_index_tick_ch_10                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_10_OFFSET) << 2))
#define            param_buffer_index_tick_ch_10_RES_VAL                0x1
//R/W
//-------------------------



//param_buffer_index_tick_ch_11
//-------------------------
#define            param_buffer_index_tick_ch_11                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+param_buffer_index_tick_ch_11_OFFSET) << 2))
#define            param_buffer_index_tick_ch_11_RES_VAL                0x1
//R/W
//-------------------------



//cur_dec_cir_out_start_addr
//-------------------------
#define            cur_dec_cir_out_start_addr                        REG32(WCDMA_CS_LB+((WCDMA_DEC_BASE_ADDR+cur_dec_cir_out_start_addr_OFFSET) << 2))
#define            cur_dec_cir_out_start_addr_RES_VAL                0x200
//R/W
//-------------------------







#define             dec_ch_order_slot_0_RD_MASK    0xf

#define             dec_ch_order_slot_0_WR_MASK    0xf


#define             dec_ch_order_slot_1_RD_MASK    0xf

#define             dec_ch_order_slot_1_WR_MASK    0xf


#define             dec_ch_order_slot_2_RD_MASK    0xf

#define             dec_ch_order_slot_2_WR_MASK    0xf


#define             dec_ch_order_slot_3_RD_MASK    0xf

#define             dec_ch_order_slot_3_WR_MASK    0xf


#define             dec_ch_order_slot_4_RD_MASK    0xf

#define             dec_ch_order_slot_4_WR_MASK    0xf


#define             dec_ch_order_slot_5_RD_MASK    0xf

#define             dec_ch_order_slot_5_WR_MASK    0xf


#define             dec_ch_order_slot_6_RD_MASK    0xf

#define             dec_ch_order_slot_6_WR_MASK    0xf


#define             dec_ch_order_slot_7_RD_MASK    0xf

#define             dec_ch_order_slot_7_WR_MASK    0xf


#define             dec_ch_order_slot_8_RD_MASK    0xf

#define             dec_ch_order_slot_8_WR_MASK    0xf


#define             dec_ch_order_slot_9_RD_MASK    0xf

#define             dec_ch_order_slot_9_WR_MASK    0xf


#define             dec_ch_order_slot_10_RD_MASK    0xf
wcdma_dec.h - 源码说明

本页面展示了「OMAP1030 处理器的ARM 侧硬件测试代码 OMAP1030 是TI的双核处理器」中的 wcdma_dec.h 源码文件，采用 C头文件编程语言编写，共 1,159 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。
虫虫下载站收录了大量与OMAP相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。
⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?