📄 mmc_sdio2.h
字号:
#define MMC_SDIO2_STAT_8_2_CB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_2_CD_POS 1
#define MMC_SDIO2_STAT_8_2_CD_NUMB 1
#define MMC_SDIO2_STAT_8_2_CD_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_2_EOC_POS 0
#define MMC_SDIO2_STAT_8_2_EOC_NUMB 1
#define MMC_SDIO2_STAT_8_2_EOC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3 REG8(MMC_SDIO2_BASE_ADDR_ARM+MMC_SDIO2_STAT_OFFSET+3)
#define MMC_SDIO2_STAT_8_3_RESERVED_POS 15
#define MMC_SDIO2_STAT_8_3_RESERVED_NUMB 1
#define MMC_SDIO2_STAT_8_3_RESERVED_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_CERR_POS 14
#define MMC_SDIO2_STAT_8_3_CERR_NUMB 1
#define MMC_SDIO2_STAT_8_3_CERR_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_CIRQ_POS 13
#define MMC_SDIO2_STAT_8_3_CIRQ_NUMB 1
#define MMC_SDIO2_STAT_8_3_CIRQ_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_OCRB_POS 12
#define MMC_SDIO2_STAT_8_3_OCRB_NUMB 1
#define MMC_SDIO2_STAT_8_3_OCRB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_AE_POS 11
#define MMC_SDIO2_STAT_8_3_AE_NUMB 1
#define MMC_SDIO2_STAT_8_3_AE_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_AF_POS 10
#define MMC_SDIO2_STAT_8_3_AF_NUMB 1
#define MMC_SDIO2_STAT_8_3_AF_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_CRW_POS 9
#define MMC_SDIO2_STAT_8_3_CRW_NUMB 1
#define MMC_SDIO2_STAT_8_3_CRW_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_CCRC_POS 8
#define MMC_SDIO2_STAT_8_3_CCRC_NUMB 1
#define MMC_SDIO2_STAT_8_3_CCRC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_CTO_POS 7
#define MMC_SDIO2_STAT_8_3_CTO_NUMB 1
#define MMC_SDIO2_STAT_8_3_CTO_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_DCRC_POS 6
#define MMC_SDIO2_STAT_8_3_DCRC_NUMB 1
#define MMC_SDIO2_STAT_8_3_DCRC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_DTO_POS 5
#define MMC_SDIO2_STAT_8_3_DTO_NUMB 1
#define MMC_SDIO2_STAT_8_3_DTO_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_EOFB_POS 4
#define MMC_SDIO2_STAT_8_3_EOFB_NUMB 1
#define MMC_SDIO2_STAT_8_3_EOFB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_BRS_POS 3
#define MMC_SDIO2_STAT_8_3_BRS_NUMB 1
#define MMC_SDIO2_STAT_8_3_BRS_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_CB_POS 2
#define MMC_SDIO2_STAT_8_3_CB_NUMB 1
#define MMC_SDIO2_STAT_8_3_CB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_CD_POS 1
#define MMC_SDIO2_STAT_8_3_CD_NUMB 1
#define MMC_SDIO2_STAT_8_3_CD_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_8_3_EOC_POS 0
#define MMC_SDIO2_STAT_8_3_EOC_NUMB 1
#define MMC_SDIO2_STAT_8_3_EOC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0 REG16(MMC_SDIO2_BASE_ADDR_ARM+MMC_SDIO2_STAT_OFFSET+0)
#define MMC_SDIO2_STAT_16_0_RESERVED_POS 15
#define MMC_SDIO2_STAT_16_0_RESERVED_NUMB 1
#define MMC_SDIO2_STAT_16_0_RESERVED_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_CERR_POS 14
#define MMC_SDIO2_STAT_16_0_CERR_NUMB 1
#define MMC_SDIO2_STAT_16_0_CERR_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_CIRQ_POS 13
#define MMC_SDIO2_STAT_16_0_CIRQ_NUMB 1
#define MMC_SDIO2_STAT_16_0_CIRQ_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_OCRB_POS 12
#define MMC_SDIO2_STAT_16_0_OCRB_NUMB 1
#define MMC_SDIO2_STAT_16_0_OCRB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_AE_POS 11
#define MMC_SDIO2_STAT_16_0_AE_NUMB 1
#define MMC_SDIO2_STAT_16_0_AE_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_AF_POS 10
#define MMC_SDIO2_STAT_16_0_AF_NUMB 1
#define MMC_SDIO2_STAT_16_0_AF_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_CRW_POS 9
#define MMC_SDIO2_STAT_16_0_CRW_NUMB 1
#define MMC_SDIO2_STAT_16_0_CRW_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_CCRC_POS 8
#define MMC_SDIO2_STAT_16_0_CCRC_NUMB 1
#define MMC_SDIO2_STAT_16_0_CCRC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_CTO_POS 7
#define MMC_SDIO2_STAT_16_0_CTO_NUMB 1
#define MMC_SDIO2_STAT_16_0_CTO_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_DCRC_POS 6
#define MMC_SDIO2_STAT_16_0_DCRC_NUMB 1
#define MMC_SDIO2_STAT_16_0_DCRC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_DTO_POS 5
#define MMC_SDIO2_STAT_16_0_DTO_NUMB 1
#define MMC_SDIO2_STAT_16_0_DTO_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_EOFB_POS 4
#define MMC_SDIO2_STAT_16_0_EOFB_NUMB 1
#define MMC_SDIO2_STAT_16_0_EOFB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_BRS_POS 3
#define MMC_SDIO2_STAT_16_0_BRS_NUMB 1
#define MMC_SDIO2_STAT_16_0_BRS_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_CB_POS 2
#define MMC_SDIO2_STAT_16_0_CB_NUMB 1
#define MMC_SDIO2_STAT_16_0_CB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_CD_POS 1
#define MMC_SDIO2_STAT_16_0_CD_NUMB 1
#define MMC_SDIO2_STAT_16_0_CD_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_0_EOC_POS 0
#define MMC_SDIO2_STAT_16_0_EOC_NUMB 1
#define MMC_SDIO2_STAT_16_0_EOC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2 REG16(MMC_SDIO2_BASE_ADDR_ARM+MMC_SDIO2_STAT_OFFSET+2)
#define MMC_SDIO2_STAT_16_2_RESERVED_POS 15
#define MMC_SDIO2_STAT_16_2_RESERVED_NUMB 1
#define MMC_SDIO2_STAT_16_2_RESERVED_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_CERR_POS 14
#define MMC_SDIO2_STAT_16_2_CERR_NUMB 1
#define MMC_SDIO2_STAT_16_2_CERR_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_CIRQ_POS 13
#define MMC_SDIO2_STAT_16_2_CIRQ_NUMB 1
#define MMC_SDIO2_STAT_16_2_CIRQ_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_OCRB_POS 12
#define MMC_SDIO2_STAT_16_2_OCRB_NUMB 1
#define MMC_SDIO2_STAT_16_2_OCRB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_AE_POS 11
#define MMC_SDIO2_STAT_16_2_AE_NUMB 1
#define MMC_SDIO2_STAT_16_2_AE_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_AF_POS 10
#define MMC_SDIO2_STAT_16_2_AF_NUMB 1
#define MMC_SDIO2_STAT_16_2_AF_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_CRW_POS 9
#define MMC_SDIO2_STAT_16_2_CRW_NUMB 1
#define MMC_SDIO2_STAT_16_2_CRW_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_CCRC_POS 8
#define MMC_SDIO2_STAT_16_2_CCRC_NUMB 1
#define MMC_SDIO2_STAT_16_2_CCRC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_CTO_POS 7
#define MMC_SDIO2_STAT_16_2_CTO_NUMB 1
#define MMC_SDIO2_STAT_16_2_CTO_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_DCRC_POS 6
#define MMC_SDIO2_STAT_16_2_DCRC_NUMB 1
#define MMC_SDIO2_STAT_16_2_DCRC_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_DTO_POS 5
#define MMC_SDIO2_STAT_16_2_DTO_NUMB 1
#define MMC_SDIO2_STAT_16_2_DTO_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_EOFB_POS 4
#define MMC_SDIO2_STAT_16_2_EOFB_NUMB 1
#define MMC_SDIO2_STAT_16_2_EOFB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_BRS_POS 3
#define MMC_SDIO2_STAT_16_2_BRS_NUMB 1
#define MMC_SDIO2_STAT_16_2_BRS_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_CB_POS 2
#define MMC_SDIO2_STAT_16_2_CB_NUMB 1
#define MMC_SDIO2_STAT_16_2_CB_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_CD_POS 1
#define MMC_SDIO2_STAT_16_2_CD_NUMB 1
#define MMC_SDIO2_STAT_16_2_CD_RES_VAL 0x0
//R/W1C
#define MMC_SDIO2_STAT_16_2_EOC_POS 0
#define MMC_SDIO2_STAT_16_2_EOC_NUMB 1
#define MMC_SDIO2_STAT_16_2_EOC_RES_VAL 0x0
//R/W1C
//-------------------
#define MMC_SDIO2_IE_8_0 REG8(MMC_SDIO2_BASE_ADDR_ARM+MMC_SDIO2_IE_OFFSET+0)
#define MMC_SDIO2_IE_8_0_RESERVED_POS 15
#define MMC_SDIO2_IE_8_0_RESERVED_NUMB 1
#define MMC_SDIO2_IE_8_0_RESERVED_RES_VAL 0x0
//R/W
#define MMC_SDIO2_IE_8_0_CERR_POS 14
#define MMC_SDIO2_IE_8_0_CERR_NUMB 1
#define MMC_SDIO2_IE_8_0_CERR_RES_VAL 0x0
//R/W
#define MMC_SDIO2_IE_8_0_CIRQ_POS 13
#define MMC_SDIO2_IE_8_0_CIRQ_NUMB 1
#define MMC_SDIO2_IE_8_0_CIRQ_RES_VAL 0x0
//R/W
#define MMC_SDIO2_IE_8_0_OCRB_POS 12
#define MMC_SDIO2_IE_8_0_OCRB_NUMB 1
#define MMC_SDIO2_IE_8_0_OCRB_RES_VAL 0x0
//R/W
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -