📄 camcaccint.h
字号:
#define EASIL1_CAMCCC_IRQENABLEFE_IRQ_ENWritefe_irq_en_mask32 CAMC_BASE_EASIL1 + 219
#define EASIL1_CAMCCC_IRQENABLEFE_IRQ_ENWritefe_irq_en_nomask32 CAMC_BASE_EASIL1 + 220
#define EASIL1_CAMCCC_IRQENABLEFE_IRQ_ENSet32 CAMC_BASE_EASIL1 + 221
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENRead32 CAMC_BASE_EASIL1 + 222
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENReadIsfsp_err_irq_en_mask32 CAMC_BASE_EASIL1 + 223
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENReadIsfsp_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 224
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENGet32 CAMC_BASE_EASIL1 + 225
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENIsfsp_err_irq_en_mask32 CAMC_BASE_EASIL1 + 226
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENIsfsp_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 227
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 228
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENWritefsp_err_irq_en_mask32 CAMC_BASE_EASIL1 + 229
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENWritefsp_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 230
#define EASIL1_CAMCCC_IRQENABLEFSP_ERR_IRQ_ENSet32 CAMC_BASE_EASIL1 + 231
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENRead32 CAMC_BASE_EASIL1 + 232
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENReadIsfw_err_irq_en_mask32 CAMC_BASE_EASIL1 + 233
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENReadIsfw_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 234
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENGet32 CAMC_BASE_EASIL1 + 235
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENIsfw_err_irq_en_mask32 CAMC_BASE_EASIL1 + 236
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENIsfw_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 237
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 238
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENWritefw_err_irq_en_mask32 CAMC_BASE_EASIL1 + 239
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENWritefw_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 240
#define EASIL1_CAMCCC_IRQENABLEFW_ERR_IRQ_ENSet32 CAMC_BASE_EASIL1 + 241
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENRead32 CAMC_BASE_EASIL1 + 242
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENReadIsfsc_err_irq_en_mask32 CAMC_BASE_EASIL1 + 243
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENReadIsfsc_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 244
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENGet32 CAMC_BASE_EASIL1 + 245
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENIsfsc_err_irq_en_mask32 CAMC_BASE_EASIL1 + 246
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENIsfsc_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 247
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 248
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENWritefsc_err_irq_en_mask32 CAMC_BASE_EASIL1 + 249
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENWritefsc_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 250
#define EASIL1_CAMCCC_IRQENABLEFSC_ERR_IRQ_ENSet32 CAMC_BASE_EASIL1 + 251
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENRead32 CAMC_BASE_EASIL1 + 252
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENReadIsssc_err_irq_en_mask32 CAMC_BASE_EASIL1 + 253
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENReadIsssc_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 254
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENGet32 CAMC_BASE_EASIL1 + 255
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENIsssc_err_irq_en_mask32 CAMC_BASE_EASIL1 + 256
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENIsssc_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 257
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 258
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENWritessc_err_irq_en_mask32 CAMC_BASE_EASIL1 + 259
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENWritessc_err_irq_en_nomask32 CAMC_BASE_EASIL1 + 260
#define EASIL1_CAMCCC_IRQENABLESSC_ERR_IRQ_ENSet32 CAMC_BASE_EASIL1 + 261
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENRead32 CAMC_BASE_EASIL1 + 262
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENReadIsfifo_noempty_irq_en_mask32 CAMC_BASE_EASIL1 + 263
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENReadIsfifo_noempty_irq_en_nomask32 CAMC_BASE_EASIL1 + 264
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENGet32 CAMC_BASE_EASIL1 + 265
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENIsfifo_noempty_irq_en_mask32 CAMC_BASE_EASIL1 + 266
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENIsfifo_noempty_irq_en_nomask32 CAMC_BASE_EASIL1 + 267
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 268
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENWritefifo_noempty_irq_en_mask32 CAMC_BASE_EASIL1 + 269
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENWritefifo_noempty_irq_en_nomask32 CAMC_BASE_EASIL1 + 270
#define EASIL1_CAMCCC_IRQENABLEFIFO_NOEMPTY_IRQ_ENSet32 CAMC_BASE_EASIL1 + 271
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENRead32 CAMC_BASE_EASIL1 + 272
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENReadIsfifo_full_irq_en_mask32 CAMC_BASE_EASIL1 + 273
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENReadIsfifo_full_irq_en_nomask32 CAMC_BASE_EASIL1 + 274
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENGet32 CAMC_BASE_EASIL1 + 275
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENIsfifo_full_irq_en_mask32 CAMC_BASE_EASIL1 + 276
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENIsfifo_full_irq_en_nomask32 CAMC_BASE_EASIL1 + 277
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 278
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENWritefifo_full_irq_en_mask32 CAMC_BASE_EASIL1 + 279
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENWritefifo_full_irq_en_nomask32 CAMC_BASE_EASIL1 + 280
#define EASIL1_CAMCCC_IRQENABLEFIFO_FULL_IRQ_ENSet32 CAMC_BASE_EASIL1 + 281
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENRead32 CAMC_BASE_EASIL1 + 282
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENReadIsfifo_thr_irq_en_mask32 CAMC_BASE_EASIL1 + 283
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENReadIsfifo_thr_irq_en_nomask32 CAMC_BASE_EASIL1 + 284
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENGet32 CAMC_BASE_EASIL1 + 285
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENIsfifo_thr_irq_en_mask32 CAMC_BASE_EASIL1 + 286
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENIsfifo_thr_irq_en_nomask32 CAMC_BASE_EASIL1 + 287
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 288
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENWritefifo_thr_irq_en_mask32 CAMC_BASE_EASIL1 + 289
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENWritefifo_thr_irq_en_nomask32 CAMC_BASE_EASIL1 + 290
#define EASIL1_CAMCCC_IRQENABLEFIFO_THR_IRQ_ENSet32 CAMC_BASE_EASIL1 + 291
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENRead32 CAMC_BASE_EASIL1 + 292
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENReadIsfifo_of_irq_en_mask32 CAMC_BASE_EASIL1 + 293
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENReadIsfifo_of_irq_en_nomask32 CAMC_BASE_EASIL1 + 294
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENGet32 CAMC_BASE_EASIL1 + 295
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENIsfifo_of_irq_en_mask32 CAMC_BASE_EASIL1 + 296
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENIsfifo_of_irq_en_nomask32 CAMC_BASE_EASIL1 + 297
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENWrite32 CAMC_BASE_EASIL1 + 298
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENWritefifo_of_irq_en_mask32 CAMC_BASE_EASIL1 + 299
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENWritefifo_of_irq_en_nomask32 CAMC_BASE_EASIL1 + 300
#define EASIL1_CAMCCC_IRQENABLEFIFO_OF_IRQ_ENSet32 CAMC_BASE_EASIL1 + 301
#define EASIL1_CAMCCC_IRQENABLEFIFO_UF_IRQ_ENRead32 CAMC_BASE_EASIL1 + 302
#define EASIL1_CAMCCC_IRQENABLEFIFO_UF_IRQ_ENReadIsfifo_uf_irq_en_mask32 CAMC_BASE_EASIL1 + 303
#define EASIL1_CAMCCC_IRQENABLEFIFO_UF_IRQ_ENReadIsfifo_uf_irq_en_nomask32 CAMC_BASE_EASIL1 + 304
#define EASIL1_CAMCCC_IRQENABLEFIFO_UF_IRQ_ENGet32 CAMC_BASE_EASIL1 + 305
#define EASIL1_CAMCCC_IRQENABLEFIFO_UF_IRQ_ENIsfifo_uf_irq_en_mask32 CAMC_BASE_EASIL1 + 306
#define EASIL1_CAMCCC_IRQENABLEFIFO_UF_IRQ_ENIsfifo_uf_irq_en_nomask32 CAMC_BASE_EASIL1 + 307
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -