240t.fit.eqn

很好的一个东西,希望能对大家有所帮助.关于PWM的编程.

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_cnt[22] is t240t:inst|cnt[22] at LC_X5_Y2_N2
--operation mode is arithmetic

B1_cnt[22]_carry_eqn = (!B1L53 & B1L58) # (B1L53 & B1L59);
B1_cnt[22]_lut_out = B1_cnt[22] $ B1_cnt[22]_carry_eqn;
B1_cnt[22] = DFFEAS(B1_cnt[22]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L61 is t240t:inst|cnt[22]~384 at LC_X5_Y2_N2
--operation mode is arithmetic

B1L61_cout_0 = !B1L58 # !B1_cnt[22];
B1L61 = CARRY(B1L61_cout_0);

--B1L62 is t240t:inst|cnt[22]~384COUT1_583 at LC_X5_Y2_N2
--operation mode is arithmetic

B1L62_cout_1 = !B1L59 # !B1_cnt[22];
B1L62 = CARRY(B1L62_cout_1);


--B1_cnt[23] is t240t:inst|cnt[23] at LC_X5_Y2_N3
--operation mode is arithmetic

B1_cnt[23]_carry_eqn = (!B1L53 & B1L61) # (B1L53 & B1L62);
B1_cnt[23]_lut_out = B1_cnt[23] $ (!B1_cnt[23]_carry_eqn);
B1_cnt[23] = DFFEAS(B1_cnt[23]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L64 is t240t:inst|cnt[23]~388 at LC_X5_Y2_N3
--operation mode is arithmetic

B1L64_cout_0 = B1_cnt[23] & (!B1L61);
B1L64 = CARRY(B1L64_cout_0);

--B1L65 is t240t:inst|cnt[23]~388COUT1_585 at LC_X5_Y2_N3
--operation mode is arithmetic

B1L65_cout_1 = B1_cnt[23] & (!B1L62);
B1L65 = CARRY(B1L65_cout_1);


--B1_cnt[24] is t240t:inst|cnt[24] at LC_X5_Y2_N4
--operation mode is arithmetic

B1_cnt[24]_carry_eqn = (!B1L53 & B1L64) # (B1L53 & B1L65);
B1_cnt[24]_lut_out = B1_cnt[24] $ (B1_cnt[24]_carry_eqn);
B1_cnt[24] = DFFEAS(B1_cnt[24]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L67 is t240t:inst|cnt[24]~392 at LC_X5_Y2_N4
--operation mode is arithmetic

B1L67 = CARRY(!B1L65 # !B1_cnt[24]);


--B1_cnt[25] is t240t:inst|cnt[25] at LC_X5_Y2_N5
--operation mode is arithmetic

B1_cnt[25]_carry_eqn = B1L67;
B1_cnt[25]_lut_out = B1_cnt[25] $ (!B1_cnt[25]_carry_eqn);
B1_cnt[25] = DFFEAS(B1_cnt[25]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L69 is t240t:inst|cnt[25]~396 at LC_X5_Y2_N5
--operation mode is arithmetic

B1L69_cout_0 = B1_cnt[25] & (!B1L67);
B1L69 = CARRY(B1L69_cout_0);

--B1L70 is t240t:inst|cnt[25]~396COUT1_587 at LC_X5_Y2_N5
--operation mode is arithmetic

B1L70_cout_1 = B1_cnt[25] & (!B1L67);
B1L70 = CARRY(B1L70_cout_1);


--E2L1 is sevenseg:inst8|reduce_or~121 at LC_X7_Y2_N9
--operation mode is normal

E2L1 = B1_cnt[22] & (B1_cnt[25] # B1_cnt[24] $ B1_cnt[23]) # !B1_cnt[22] & (B1_cnt[23] # B1_cnt[24] $ B1_cnt[25]);


--B1_cnt[26] is t240t:inst|cnt[26] at LC_X5_Y2_N6
--operation mode is arithmetic

B1_cnt[26]_carry_eqn = (!B1L67 & B1L69) # (B1L67 & B1L70);
B1_cnt[26]_lut_out = B1_cnt[26] $ (B1_cnt[26]_carry_eqn);
B1_cnt[26] = DFFEAS(B1_cnt[26]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L72 is t240t:inst|cnt[26]~400 at LC_X5_Y2_N6
--operation mode is arithmetic

B1L72_cout_0 = !B1L69 # !B1_cnt[26];
B1L72 = CARRY(B1L72_cout_0);

--B1L73 is t240t:inst|cnt[26]~400COUT1_589 at LC_X5_Y2_N6
--operation mode is arithmetic

B1L73_cout_1 = !B1L70 # !B1_cnt[26];
B1L73 = CARRY(B1L73_cout_1);


--B1_cnt[27] is t240t:inst|cnt[27] at LC_X5_Y2_N7
--operation mode is arithmetic

B1_cnt[27]_carry_eqn = (!B1L67 & B1L72) # (B1L67 & B1L73);
B1_cnt[27]_lut_out = B1_cnt[27] $ !B1_cnt[27]_carry_eqn;
B1_cnt[27] = DFFEAS(B1_cnt[27]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L75 is t240t:inst|cnt[27]~404 at LC_X5_Y2_N7
--operation mode is arithmetic

B1L75_cout_0 = B1_cnt[27] & !B1L72;
B1L75 = CARRY(B1L75_cout_0);

--B1L76 is t240t:inst|cnt[27]~404COUT1_591 at LC_X5_Y2_N7
--operation mode is arithmetic

B1L76_cout_1 = B1_cnt[27] & !B1L73;
B1L76 = CARRY(B1L76_cout_1);


--B1_cnt[28] is t240t:inst|cnt[28] at LC_X5_Y2_N8
--operation mode is arithmetic

B1_cnt[28]_carry_eqn = (!B1L67 & B1L75) # (B1L67 & B1L76);
B1_cnt[28]_lut_out = B1_cnt[28] $ (B1_cnt[28]_carry_eqn);
B1_cnt[28] = DFFEAS(B1_cnt[28]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L78 is t240t:inst|cnt[28]~408 at LC_X5_Y2_N8
--operation mode is arithmetic

B1L78_cout_0 = !B1L75 # !B1_cnt[28];
B1L78 = CARRY(B1L78_cout_0);

--B1L79 is t240t:inst|cnt[28]~408COUT1_593 at LC_X5_Y2_N8
--operation mode is arithmetic

B1L79_cout_1 = !B1L76 # !B1_cnt[28];
B1L79 = CARRY(B1L79_cout_1);


--B1_cnt[29] is t240t:inst|cnt[29] at LC_X5_Y2_N9
--operation mode is normal

B1_cnt[29]_carry_eqn = (!B1L67 & B1L78) # (B1L67 & B1L79);
B1_cnt[29]_lut_out = B1_cnt[29]_carry_eqn $ !B1_cnt[29];
B1_cnt[29] = DFFEAS(B1_cnt[29]_lut_out, GLOBAL(clk), VCC, , , , , rst, );


--E1L1 is sevenseg:inst7|reduce_or~121 at LC_X6_Y2_N8
--operation mode is normal

E1L1 = B1_cnt[26] & (B1_cnt[29] # B1_cnt[28] $ B1_cnt[27]) # !B1_cnt[26] & (B1_cnt[27] # B1_cnt[29] $ B1_cnt[28]);


--B1_cnt[17] is t240t:inst|cnt[17] at LC_X4_Y2_N7
--operation mode is arithmetic

B1_cnt[17]_carry_eqn = (!B1L39 & B1L44) # (B1L39 & B1L45);
B1_cnt[17]_lut_out = B1_cnt[17] $ !B1_cnt[17]_carry_eqn;
B1_cnt[17] = DFFEAS(B1_cnt[17]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L47 is t240t:inst|cnt[17]~416 at LC_X4_Y2_N7
--operation mode is arithmetic

B1L47_cout_0 = B1_cnt[17] & !B1L44;
B1L47 = CARRY(B1L47_cout_0);

--B1L48 is t240t:inst|cnt[17]~416COUT1_575 at LC_X4_Y2_N7
--operation mode is arithmetic

B1L48_cout_1 = B1_cnt[17] & !B1L45;
B1L48 = CARRY(B1L48_cout_1);


--B1_cnt[18] is t240t:inst|cnt[18] at LC_X4_Y2_N8
--operation mode is arithmetic

B1_cnt[18]_carry_eqn = (!B1L39 & B1L47) # (B1L39 & B1L48);
B1_cnt[18]_lut_out = B1_cnt[18] $ (B1_cnt[18]_carry_eqn);
B1_cnt[18] = DFFEAS(B1_cnt[18]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L50 is t240t:inst|cnt[18]~420 at LC_X4_Y2_N8
--operation mode is arithmetic

B1L50_cout_0 = !B1L47 # !B1_cnt[18];
B1L50 = CARRY(B1L50_cout_0);

--B1L51 is t240t:inst|cnt[18]~420COUT1_577 at LC_X4_Y2_N8
--operation mode is arithmetic

B1L51_cout_1 = !B1L48 # !B1_cnt[18];
B1L51 = CARRY(B1L51_cout_1);


--D1L12 is leddrv:inst3|out[6]~175 at LC_X7_Y2_N2
--operation mode is normal

D1L12 = !B1_cnt[18] & (B1_cnt[17] & (E2L1) # !B1_cnt[17] & E1L1);


--E2L2 is sevenseg:inst8|reduce_or~122 at LC_X7_Y2_N6
--operation mode is normal

E2L2 = B1_cnt[23] & !B1_cnt[24] & !B1_cnt[25] # !B1_cnt[23] & B1_cnt[22] & (B1_cnt[24] $ !B1_cnt[25]);


--E1L2 is sevenseg:inst7|reduce_or~122 at LC_X6_Y2_N5
--operation mode is normal

E1L2 = B1_cnt[27] & !B1_cnt[29] & (!B1_cnt[28]) # !B1_cnt[27] & B1_cnt[26] & (B1_cnt[29] $ !B1_cnt[28]);


--D1L11 is leddrv:inst3|out[5]~176 at LC_X7_Y2_N0
--operation mode is normal

D1L11 = B1_cnt[18] # B1_cnt[17] & E2L2 # !B1_cnt[17] & (E1L2);


--E2L3 is sevenseg:inst8|reduce_or~123 at LC_X6_Y2_N6
--operation mode is normal

E2L3 = B1_cnt[23] & !B1_cnt[25] & (B1_cnt[22]) # !B1_cnt[23] & (B1_cnt[24] & !B1_cnt[25] # !B1_cnt[24] & (B1_cnt[22]));


--E1L3 is sevenseg:inst7|reduce_or~123 at LC_X6_Y2_N4
--operation mode is normal

E1L3 = B1_cnt[27] & !B1_cnt[29] & B1_cnt[26] # !B1_cnt[27] & (B1_cnt[28] & !B1_cnt[29] # !B1_cnt[28] & (B1_cnt[26]));


--D1L10 is leddrv:inst3|out[4]~177 at LC_X7_Y2_N5
--operation mode is normal

D1L10 = B1_cnt[18] # B1_cnt[17] & E2L3 # !B1_cnt[17] & (E1L3);


--E2L4 is sevenseg:inst8|reduce_or~124 at LC_X6_Y2_N2
--operation mode is normal

E2L4 = B1_cnt[23] & (B1_cnt[24] & (B1_cnt[22]) # !B1_cnt[24] & B1_cnt[25] & !B1_cnt[22]) # !B1_cnt[23] & !B1_cnt[25] & (B1_cnt[24] $ B1_cnt[22]);


--E1L4 is sevenseg:inst7|reduce_or~124 at LC_X6_Y2_N7
--operation mode is normal

E1L4 = B1_cnt[27] & (B1_cnt[26] & (B1_cnt[28]) # !B1_cnt[26] & B1_cnt[29] & !B1_cnt[28]) # !B1_cnt[27] & !B1_cnt[29] & (B1_cnt[26] $ B1_cnt[28]);


--D1L9 is leddrv:inst3|out[3]~178 at LC_X7_Y2_N1
--operation mode is normal

D1L9 = B1_cnt[18] # B1_cnt[17] & (E2L4) # !B1_cnt[17] & E1L4;


--E2L5 is sevenseg:inst8|reduce_or~125 at LC_X6_Y3_N5
--operation mode is normal

E2L5 = B1_cnt[25] & B1_cnt[24] & (B1_cnt[23] # !B1_cnt[22]) # !B1_cnt[25] & !B1_cnt[22] & B1_cnt[23] & !B1_cnt[24];


--E1L5 is sevenseg:inst7|reduce_or~125 at LC_X6_Y3_N0
--operation mode is normal

E1L5 = B1_cnt[29] & B1_cnt[28] & (B1_cnt[27] # !B1_cnt[26]) # !B1_cnt[29] & !B1_cnt[26] & B1_cnt[27] & !B1_cnt[28];


--D1L8 is leddrv:inst3|out[2]~179 at LC_X6_Y3_N1
--operation mode is normal

D1L8 = B1_cnt[18] # B1_cnt[17] & E2L5 # !B1_cnt[17] & (E1L5);


--E2L6 is sevenseg:inst8|reduce_or~126 at LC_X6_Y3_N6
--operation mode is normal

E2L6 = B1_cnt[23] & (B1_cnt[22] & B1_cnt[25] # !B1_cnt[22] & (B1_cnt[24])) # !B1_cnt[23] & B1_cnt[24] & (B1_cnt[22] $ B1_cnt[25]);


--E1L6 is sevenseg:inst7|reduce_or~126 at LC_X6_Y3_N7
--operation mode is normal

E1L6 = B1_cnt[27] & (B1_cnt[26] & B1_cnt[29] # !B1_cnt[26] & (B1_cnt[28])) # !B1_cnt[27] & B1_cnt[28] & (B1_cnt[26] $ B1_cnt[29]);


--D1L7 is leddrv:inst3|out[1]~180 at LC_X6_Y3_N8
--operation mode is normal

D1L7 = B1_cnt[18] # B1_cnt[17] & E2L6 # !B1_cnt[17] & (E1L6);


--E2L7 is sevenseg:inst8|reduce_or~127 at LC_X6_Y2_N3
--operation mode is normal

E2L7 = B1_cnt[25] & B1_cnt[22] & (B1_cnt[24] $ B1_cnt[23]) # !B1_cnt[25] & !B1_cnt[23] & (B1_cnt[22] $ B1_cnt[24]);


--E1L7 is sevenseg:inst7|reduce_or~127 at LC_X6_Y3_N9
--operation mode is normal

E1L7 = B1_cnt[29] & B1_cnt[26] & (B1_cnt[27] $ B1_cnt[28]) # !B1_cnt[29] & !B1_cnt[27] & (B1_cnt[26] $ B1_cnt[28]);


--D1L6 is leddrv:inst3|out[0]~181 at LC_X7_Y3_N4
--operation mode is normal

D1L6 = B1_cnt[18] # B1_cnt[17] & (E2L7) # !B1_cnt[17] & E1L7;


--B1_cnt[13] is t240t:inst|cnt[13] at LC_X4_Y2_N3
--operation mode is arithmetic

B1_cnt[13]_carry_eqn = (!B1L25 & B1L33) # (B1L25 & B1L34);
B1_cnt[13]_lut_out = B1_cnt[13] $ (!B1_cnt[13]_carry_eqn);
B1_cnt[13] = DFFEAS(B1_cnt[13]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L36 is t240t:inst|cnt[13]~424 at LC_X4_Y2_N3
--operation mode is arithmetic

B1L36_cout_0 = B1_cnt[13] & (!B1L33);
B1L36 = CARRY(B1L36_cout_0);

--B1L37 is t240t:inst|cnt[13]~424COUT1_569 at LC_X4_Y2_N3
--operation mode is arithmetic

B1L37_cout_1 = B1_cnt[13] & (!B1L34);
B1L37 = CARRY(B1L37_cout_1);


--B1_cnt[14] is t240t:inst|cnt[14] at LC_X4_Y2_N4
--operation mode is arithmetic

B1_cnt[14]_carry_eqn = (!B1L25 & B1L36) # (B1L25 & B1L37);
B1_cnt[14]_lut_out = B1_cnt[14] $ (B1_cnt[14]_carry_eqn);
B1_cnt[14] = DFFEAS(B1_cnt[14]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L39 is t240t:inst|cnt[14]~428 at LC_X4_Y2_N4
--operation mode is arithmetic

B1L39 = CARRY(!B1L37 # !B1_cnt[14]);


--B1_cnt[15] is t240t:inst|cnt[15] at LC_X4_Y2_N5
--operation mode is arithmetic

B1_cnt[15]_carry_eqn = B1L39;
B1_cnt[15]_lut_out = B1_cnt[15] $ (!B1_cnt[15]_carry_eqn);
B1_cnt[15] = DFFEAS(B1_cnt[15]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L41 is t240t:inst|cnt[15]~432 at LC_X4_Y2_N5
--operation mode is arithmetic

B1L41_cout_0 = B1_cnt[15] & (!B1L39);
B1L41 = CARRY(B1L41_cout_0);

--B1L42 is t240t:inst|cnt[15]~432COUT1_571 at LC_X4_Y2_N5
--operation mode is arithmetic

B1L42_cout_1 = B1_cnt[15] & (!B1L39);
B1L42 = CARRY(B1L42_cout_1);


--B1_cnt[16] is t240t:inst|cnt[16] at LC_X4_Y2_N6
--operation mode is arithmetic

B1_cnt[16]_carry_eqn = (!B1L39 & B1L41) # (B1L39 & B1L42);
B1_cnt[16]_lut_out = B1_cnt[16] $ (B1_cnt[16]_carry_eqn);
B1_cnt[16] = DFFEAS(B1_cnt[16]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L44 is t240t:inst|cnt[16]~436 at LC_X4_Y2_N6
--operation mode is arithmetic

B1L44_cout_0 = !B1L41 # !B1_cnt[16];
B1L44 = CARRY(B1L44_cout_0);

--B1L45 is t240t:inst|cnt[16]~436COUT1_573 at LC_X4_Y2_N6
--operation mode is arithmetic

B1L45_cout_1 = !B1L42 # !B1_cnt[16];
B1L45 = CARRY(B1L45_cout_1);


--D1L2 is leddrv:inst3|cs[3]~185 at LC_X6_Y2_N9
--operation mode is normal

D1L2 = B1_cnt[15] # B1_cnt[16] # B1_cnt[14] # B1_cnt[13];


--D1L3 is leddrv:inst3|cs~186 at LC_X7_Y2_N4
--operation mode is normal

D1L3 = B1_cnt[18] & B1_cnt[17] & D1L2;


--D1L4 is leddrv:inst3|cs~187 at LC_X6_Y2_N1
--operation mode is normal

D1L4 = B1_cnt[18] & !B1_cnt[17] & D1L2;


--D1L5 is leddrv:inst3|cs~188 at LC_X7_Y2_N3
--operation mode is normal

D1L5 = !B1_cnt[18] & B1_cnt[17] & D1L2;


--D1L1 is leddrv:inst3|cs[0]~189 at LC_X6_Y2_N0
--operation mode is normal

D1L1 = !B1_cnt[18] & !B1_cnt[17] & D1L2;


--B1_cnt[21] is t240t:inst|cnt[21] at LC_X5_Y2_N1
--operation mode is arithmetic

B1_cnt[21]_carry_eqn = (!B1L53 & B1L55) # (B1L53 & B1L56);
B1_cnt[21]_lut_out = B1_cnt[21] $ !B1_cnt[21]_carry_eqn;
B1_cnt[21] = DFFEAS(B1_cnt[21]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L58 is t240t:inst|cnt[21]~440 at LC_X5_Y2_N1
--operation mode is arithmetic

B1L58_cout_0 = B1_cnt[21] & !B1L55;
B1L58 = CARRY(B1L58_cout_0);

--B1L59 is t240t:inst|cnt[21]~440COUT1_581 at LC_X5_Y2_N1
--operation mode is arithmetic

B1L59_cout_1 = B1_cnt[21] & !B1L56;
B1L59 = CARRY(B1L59_cout_1);


--B1_cnt[12] is t240t:inst|cnt[12] at LC_X4_Y2_N2
--operation mode is arithmetic

B1_cnt[12]_carry_eqn = (!B1L25 & B1L30) # (B1L25 & B1L31);
B1_cnt[12]_lut_out = B1_cnt[12] $ B1_cnt[12]_carry_eqn;
B1_cnt[12] = DFFEAS(B1_cnt[12]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L33 is t240t:inst|cnt[12]~444 at LC_X4_Y2_N2
--operation mode is arithmetic

B1L33_cout_0 = !B1L30 # !B1_cnt[12];
B1L33 = CARRY(B1L33_cout_0);

--B1L34 is t240t:inst|cnt[12]~444COUT1_567 at LC_X4_Y2_N2
--operation mode is arithmetic

B1L34_cout_1 = !B1L31 # !B1_cnt[12];
B1L34 = CARRY(B1L34_cout_1);


--C1_out[7] is pwm:inst1|out[7] at LC_X5_Y3_N7
--operation mode is normal

C1_out[7]_carry_eqn = (!C1L9 & C1L3) # (C1L9 & C1L4);
C1_out[7]_lut_out = B1_cnt[29] & (C1_out[7]_carry_eqn # !C1L24) # !B1_cnt[29] & C1_out[7]_carry_eqn & !C1L24;
C1_out[7] = DFFEAS(C1_out[7]_lut_out, GLOBAL(clk), VCC, , !rst, , , , );


--B1_cnt[20] is t240t:inst|cnt[20] at LC_X5_Y2_N0
--operation mode is arithmetic

B1_cnt[20]_carry_eqn = B1L53;
B1_cnt[20]_lut_out = B1_cnt[20] $ B1_cnt[20]_carry_eqn;
B1_cnt[20] = DFFEAS(B1_cnt[20]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L55 is t240t:inst|cnt[20]~448 at LC_X5_Y2_N0
--operation mode is arithmetic

B1L55_cout_0 = !B1L53 # !B1_cnt[20];
B1L55 = CARRY(B1L55_cout_0);

--B1L56 is t240t:inst|cnt[20]~448COUT1_579 at LC_X5_Y2_N0
--operation mode is arithmetic

B1L56_cout_1 = !B1L53 # !B1_cnt[20];
B1L56 = CARRY(B1L56_cout_1);


--B1_cnt[11] is t240t:inst|cnt[11] at LC_X4_Y2_N1
--operation mode is arithmetic

B1_cnt[11]_carry_eqn = (!B1L25 & B1L27) # (B1L25 & B1L28);
B1_cnt[11]_lut_out = B1_cnt[11] $ !B1_cnt[11]_carry_eqn;
B1_cnt[11] = DFFEAS(B1_cnt[11]_lut_out, GLOBAL(clk), VCC, , , , , rst, );

--B1L30 is t240t:inst|cnt[11]~452 at LC_X4_Y2_N1
--operation mode is arithmetic

B1L30_cout_0 = B1_cnt[11] & !B1L27;
B1L30 = CARRY(B1L30_cout_0);

--B1L31 is t240t:inst|cnt[11]~452COUT1_565 at LC_X4_Y2_N1
--operation mode is arithmetic

B1L31_cout_1 = B1_cnt[11] & !B1L28;
B1L31 = CARRY(B1L31_cout_1);


--C1L24 is pwm:inst1|add~121 at LC_X4_Y3_N7
--operation mode is normal

C1L24_carry_eqn = (!C1L32 & C1L26) # (C1L32 & C1L27);
C1L24 = C1L24_carry_eqn $ C1_cnt[7];


--C1L3 is pwm:inst1|LessThan~112 at LC_X5_Y3_N6
--operation mode is arithmetic

C1L3_cout_0 = B1_cnt[28] & (!C1L6 # !C1L25) # !B1_cnt[28] & !C1L25 & !C1L6;
C1L3 = CARRY(C1L3_cout_0);

--C1L4 is pwm:inst1|LessThan~112COUT1_161 at LC_X5_Y3_N6
--operation mode is arithmetic

C1L4_cout_1 = B1_cnt[28] & (!C1L7 # !C1L25) # !B1_cnt[28] & !C1L25 & !C1L7;
C1L4 = CARRY(C1L4_cout_1);


--B1_cnt[19] is t240t:inst|cnt[19] at LC_X4_Y2_N9
--operation mode is arithmetic