📄 study1.mdl
字号:
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchByCopyingInsideSignal off
Interpolate on
}
Block {
BlockType Outport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
OutputWhenDisabled "held"
InitialOutput "[]"
}
Block {
BlockType PMComponent
SubClassName "unknown"
}
Block {
BlockType PMIOPort
}
Block {
BlockType Scope
ModelBased off
TickLabels "OneTimeTick"
ZoomMode "on"
Grid "on"
TimeRange "auto"
YMin "-5"
YMax "5"
SaveToWorkspace off
SaveName "ScopeData"
LimitDataPoints on
MaxDataPoints "5000"
Decimation "1"
SampleInput off
SampleTime "-1"
}
Block {
BlockType Sin
SineType "Time based"
TimeSource "Use simulation time"
Amplitude "1"
Bias "0"
Frequency "1"
Phase "0"
Samples "10"
Offset "0"
SampleTime "-1"
VectorParams1D on
}
Block {
BlockType SubSystem
ShowPortLabels on
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
SystemSampleTime "-1"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
MinMaxOverflowLogging "UseLocalSettings"
}
}
AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
}
LineDefaults {
FontName "arial"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "STUDY1"
Location [345, 239, 925, 524]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "Ground"
Ports [0, 0, 0, 0, 0, 1]
Position [19, 150, 41, 175]
Orientation "down"
ShowName off
SourceBlock "powerlib/Elements/Ground"
SourceType "Ground"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "a"
}
Block {
BlockType Reference
Name "Ground1"
Ports [0, 0, 0, 0, 0, 1]
Position [189, 165, 211, 190]
Orientation "down"
ShowName off
SourceBlock "powerlib/Elements/Ground"
SourceType "Ground"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "a"
}
Block {
BlockType Reference
Name "Ground2"
Ports [0, 0, 0, 0, 0, 1]
Position [399, 165, 421, 190]
Orientation "down"
ShowName off
SourceBlock "powerlib/Elements/Ground"
SourceType "Ground"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "a"
}
Block {
BlockType Reference
Name "Ground3"
Ports [0, 0, 0, 0, 0, 1]
Position [444, 195, 466, 220]
Orientation "down"
ShowName off
SourceBlock "powerlib/Elements/Ground"
SourceType "Ground"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "a"
}
Block {
BlockType Gain
Name "K"
Position [255, 130, 285, 160]
Gain "1/(424.4e3*sqrt(2))"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Gain
Name "K1"
Position [500, 85, 530, 115]
Gain "1/(424.4e3*sqrt(2))"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Reference
Name "Pi Section Line"
Ports [0, 0, 0, 0, 0, 1, 1]
Position [265, 32, 345, 48]
AttributesFormatString "\\n"
FontSize 10
SourceBlock "powerlib/Elements/Pi Section Line"
SourceType "Pi Section Line"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "__new0"
RConnTagsString "__new0"
Frequency "60"
Resistance "0.011"
Inductance "0.8674e-3"
Capacitance "13.41e-9"
Length "300"
PiSections "1"
Measurements "None"
}
Block {
BlockType Reference
Name "Rs_eq"
Ports [0, 0, 0, 0, 0, 1, 1]
Position [55, 14, 110, 66]
AttributesFormatString "\\n"
FontSize 10
SourceBlock "powerlib/Elements/Parallel RLC Branch"
SourceType "Parallel RLC Branch"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "a"
RConnTagsString "__new0"
BranchType "R"
Resistance "2.0"
Inductance "inf"
SetiL0 off
InitialCurrent "0"
Capacitance "[]"
Setx0 off
InitialVoltage "0"
Measurements "None"
}
Block {
BlockType Scope
Name "Scope"
Ports [1]
Position [325, 129, 355, 161]
Floating off
Location [188, 390, 512, 629]
Open off
NumInputPorts "1"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
DataFormat "StructureWithTime"
SampleTime "0"
}
Block {
BlockType Scope
Name "Scope1"
Ports [1]
Position [555, 104, 585, 136]
Floating off
Location [188, 390, 512, 629]
Open off
NumInputPorts "1"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
SaveName "ScopeData1"
DataFormat "StructureWithTime"
SampleTime "0"
}
Block {
BlockType Reference
Name "U1"
Ports [0, 1, 0, 0, 0, 2]
Position [210, 103, 235, 127]
SourceBlock "powerlib/Measurements/Voltage Measurement"
SourceType "Voltage Measurement"
ShowPortLabels on
PhasorSimulation off
OutputType "Complex"
PSBequivalent "0"
}
Block {
BlockType Reference
Name "U2"
Ports [0, 1, 0, 0, 0, 2]
Position [445, 78, 470, 102]
SourceBlock "powerlib/Measurements/Voltage Measurement"
SourceType "Voltage Measurement"
ShowPortLabels on
PhasorSimulation off
OutputType "Complex"
PSBequivalent "0"
}
Block {
BlockType Reference
Name "Vs"
Ports [0, 0, 0, 0, 0, 1, 1]
Position [18, 80, 42, 115]
Orientation "up"
SourceBlock "powerlib/Electrical\nSources/AC Voltage Source"
SourceType "AC Voltage Source"
ShowPortLabels on
Amplitude "424.4e3*sqrt(2) "
Phase "0"
Frequency "60"
SampleTime "0"
Measurements "None"
}
Block {
BlockType Reference
Name "Zeq"
Ports [0, 0, 0, 0, 0, 1, 1]
Position [140, 14, 195, 66]
AttributesFormatString "\\n"
FontSize 10
SourceBlock "powerlib/Elements/Parallel RLC Branch"
SourceType "Parallel RLC Branch"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "a"
RConnTagsString "__new0"
BranchType "RLC"
Resistance "180.1"
Inductance "26.625e-3"
SetiL0 off
InitialCurrent "0"
Capacitance "117.84e-6"
Setx0 off
InitialVoltage "0"
Measurements "None"
}
Block {
BlockType Reference
Name "load "
Ports [0, 0, 0, 0, 0, 1, 1]
Position [403, 60, 427, 130]
Orientation "down"
NamePlacement "alternate"
AttributesFormatString "\\n"
FontSize 10
SourceBlock "powerlib/Elements/Series RLC Load"
SourceType "Series RLC Load"
PhysicalDomain "powersysdomain"
SubClassName "unknown"
LeftPortType "p1"
RightPortType "p1"
LConnTagsString "a"
RConnTagsString "__new0"
NominalVoltage "424.4e3 "
NominalFrequency "60"
ActivePower "110e6/300"
InductivePower "100e6"
CapacitivePower "0"
Setx0 off
InitialVoltage "0"
SetiL0 off
InitialCurrent "0"
Measurements "None"
}
Line {
LineType "Connection"
SrcBlock "Vs"
SrcPort RConn1
Points [0, -25]
DstBlock "Rs_eq"
DstPort LConn1
}
Line {
LineType "Connection"
SrcBlock "Rs_eq"
SrcPort RConn1
DstBlock "Zeq"
DstPort LConn1
}
Line {
LineType "Connection"
SrcBlock "Zeq"
SrcPort RConn1
Points [0, 0; 5, 0]
Branch {
ConnectType "DEST_SRC"
DstBlock "Pi Section Line"
DstPort LConn1
}
Branch {
ConnectType "DEST_SRC"
Points [0, 10; -20, 0]
DstBlock "U1"
DstPort LConn1
}
}
Line {
LineType "Connection"
SrcBlock "Pi Section Line"
SrcPort RConn1
Points [0, 0; 50, 0]
Branch {
ConnectType "DEST_SRC"
Points [5, 0]
DstBlock "load "
DstPort LConn1
}
Branch {
ConnectType "DEST_SRC"
Points [30, 0; 0, 25; -10, 0]
DstBlock "U2"
DstPort LConn1
}
}
Line {
LineType "Connection"
SrcBlock "U1"
SrcPort LConn2
Points [0, 30]
DstBlock "Ground1"
DstPort LConn1
}
Line {
LineType "Connection"
SrcBlock "Vs"
SrcPort LConn1
Points [0, 5]
DstBlock "Ground"
DstPort LConn1
}
Line {
LineType "Connection"
SrcBlock "load "
SrcPort RConn1
Points [-5, 0]
DstBlock "Ground2"
DstPort LConn1
}
Line {
SrcBlock "U1"
SrcPort 1
Points [0, 30]
DstBlock "K"
DstPort 1
}
Line {
SrcBlock "K"
SrcPort 1
Points [0, 0]
DstBlock "Scope"
DstPort 1
}
Line {
LineType "Connection"
SrcBlock "Ground3"
SrcPort LConn1
Points [-5, 0; 0, -10; -20, 0]
DstBlock "U2"
DstPort LConn2
}
Line {
SrcBlock "U2"
SrcPort 1
Points [10, 0]
DstBlock "K1"
DstPort 1
}
Line {
SrcBlock "K1"
SrcPort 1
Points [5, 0]
DstBlock "Scope1"
DstPort 1
}
}
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -