📄 alu.tan.qmsg
字号:
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" { } { { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 9 -1 0 } } { "f:/quartus5.0/software/bin/Assignment Editor.qase" "" { Assignment "f:/quartus5.0/software/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } } 0} } { } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" { } { } 0}
{ "Info" "ITDB_TSU_RESULT" "reg:B_reg\|Q\[11\] sel clk 7.303 ns register " "Info: tsu for register \"reg:B_reg\|Q\[11\]\" (data pin = \"sel\", clock pin = \"clk\") is 7.303 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.522 ns + Longest pin register " "Info: + Longest pin to register delay is 9.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns sel 1 PIN PIN_16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_16; Fanout = 2; PIN Node = 'sel'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "" { sel } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 11 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.976 ns) + CELL(0.340 ns) 6.446 ns reg:B_reg\|process0~0 2 COMB LC_X6_Y9_N2 16 " "Info: 2: + IC(4.976 ns) + CELL(0.340 ns) = 6.446 ns; Loc. = LC_X6_Y9_N2; Fanout = 16; COMB Node = 'reg:B_reg\|process0~0'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "5.316 ns" { sel reg:B_reg|process0~0 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.409 ns) + CELL(0.667 ns) 9.522 ns reg:B_reg\|Q\[11\] 3 REG LC_X8_Y11_N5 18 " "Info: 3: + IC(2.409 ns) + CELL(0.667 ns) = 9.522 ns; Loc. = LC_X8_Y11_N5; Fanout = 18; REG Node = 'reg:B_reg\|Q\[11\]'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "3.076 ns" { reg:B_reg|process0~0 reg:B_reg|Q[11] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/reg.vhd" 12 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.137 ns 22.44 % " "Info: Total cell delay = 2.137 ns ( 22.44 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.385 ns 77.56 % " "Info: Total interconnect delay = 7.385 ns ( 77.56 % )" { } { } 0} } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "9.522 ns" { sel reg:B_reg|process0~0 reg:B_reg|Q[11] } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "9.522 ns" { sel sel~out0 reg:B_reg|process0~0 reg:B_reg|Q[11] } { 0.000ns 0.000ns 4.976ns 2.409ns } { 0.000ns 1.130ns 0.340ns 0.667ns } } } } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" { } { { "reg.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/reg.vhd" 12 -1 0 } } } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.248 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_29 32 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_29; Fanout = 32; CLK Node = 'clk'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "" { clk } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 9 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.547 ns) 2.248 ns reg:B_reg\|Q\[11\] 2 REG LC_X8_Y11_N5 18 " "Info: 2: + IC(0.571 ns) + CELL(0.547 ns) = 2.248 ns; Loc. = LC_X8_Y11_N5; Fanout = 18; REG Node = 'reg:B_reg\|Q\[11\]'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.118 ns" { clk reg:B_reg|Q[11] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/reg.vhd" 12 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 74.60 % " "Info: Total cell delay = 1.677 ns ( 74.60 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.571 ns 25.40 % " "Info: Total interconnect delay = 0.571 ns ( 25.40 % )" { } { } 0} } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "2.248 ns" { clk reg:B_reg|Q[11] } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "2.248 ns" { clk clk~out0 reg:B_reg|Q[11] } { 0.000ns 0.000ns 0.571ns } { 0.000ns 1.130ns 0.547ns } } } } 0} } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "9.522 ns" { sel reg:B_reg|process0~0 reg:B_reg|Q[11] } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "9.522 ns" { sel sel~out0 reg:B_reg|process0~0 reg:B_reg|Q[11] } { 0.000ns 0.000ns 4.976ns 2.409ns } { 0.000ns 1.130ns 0.340ns 0.667ns } } } { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "2.248 ns" { clk reg:B_reg|Q[11] } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "2.248 ns" { clk clk~out0 reg:B_reg|Q[11] } { 0.000ns 0.000ns 0.571ns } { 0.000ns 1.130ns 0.547ns } } } } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Z reg:B_reg\|Q\[0\] 22.616 ns register " "Info: tco from clock \"clk\" to destination pin \"Z\" through register \"reg:B_reg\|Q\[0\]\" is 22.616 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.271 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_29 32 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_29; Fanout = 32; CLK Node = 'clk'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "" { clk } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 9 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.547 ns) 2.271 ns reg:B_reg\|Q\[0\] 2 REG LC_X9_Y15_N8 25 " "Info: 2: + IC(0.594 ns) + CELL(0.547 ns) = 2.271 ns; Loc. = LC_X9_Y15_N8; Fanout = 25; REG Node = 'reg:B_reg\|Q\[0\]'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.141 ns" { clk reg:B_reg|Q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/reg.vhd" 12 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 73.84 % " "Info: Total cell delay = 1.677 ns ( 73.84 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.594 ns 26.16 % " "Info: Total interconnect delay = 0.594 ns ( 26.16 % )" { } { } 0} } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "2.271 ns" { clk reg:B_reg|Q[0] } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "2.271 ns" { clk clk~out0 reg:B_reg|Q[0] } { 0.000ns 0.000ns 0.594ns } { 0.000ns 1.130ns 0.547ns } } } } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" { } { { "reg.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/reg.vhd" 12 -1 0 } } } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.172 ns + Longest register pin " "Info: + Longest register to pin delay is 20.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:B_reg\|Q\[0\] 1 REG LC_X9_Y15_N8 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y15_N8; Fanout = 25; REG Node = 'reg:B_reg\|Q\[0\]'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "" { reg:B_reg|Q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/reg.vhd" 12 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.225 ns) 1.925 ns lpm_mult:mult_rtl_0\|multcore:mult_core\|decoder_node\[0\]\[0\] 2 COMB LC_X13_Y11_N4 2 " "Info: 2: + IC(1.700 ns) + CELL(0.225 ns) = 1.925 ns; Loc. = LC_X13_Y11_N4; Fanout = 2; COMB Node = 'lpm_mult:mult_rtl_0\|multcore:mult_core\|decoder_node\[0\]\[0\]'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.925 ns" { reg:B_reg|Q[0] lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][0] } "NODE_NAME" } "" } } { "multcore.tdf" "" { Text "f:/quartus5.0/software/libraries/megafunctions/multcore.tdf" 251 21 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.340 ns) 3.183 ns adder16:l1\|add4:u1\|c3~84 3 COMB LC_X12_Y13_N5 3 " "Info: 3: + IC(0.918 ns) + CELL(0.340 ns) = 3.183 ns; Loc. = LC_X12_Y13_N5; Fanout = 3; COMB Node = 'adder16:l1\|add4:u1\|c3~84'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.258 ns" { lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][0] adder16:l1|add4:u1|c3~84 } "NODE_NAME" } "" } } { "../adder16/add4.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/adder16/add4.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.340 ns) 3.840 ns adder16:l1\|add4:u2\|temp2~8 4 COMB LC_X12_Y13_N9 3 " "Info: 4: + IC(0.317 ns) + CELL(0.340 ns) = 3.840 ns; Loc. = LC_X12_Y13_N9; Fanout = 3; COMB Node = 'adder16:l1\|add4:u2\|temp2~8'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.657 ns" { adder16:l1|add4:u1|c3~84 adder16:l1|add4:u2|temp2~8 } "NODE_NAME" } "" } } { "../adder16/add4.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/adder16/add4.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.225 ns) 5.067 ns adder16:l1\|c8~24 5 COMB LC_X11_Y10_N9 4 " "Info: 5: + IC(1.002 ns) + CELL(0.225 ns) = 5.067 ns; Loc. = LC_X11_Y10_N9; Fanout = 4; COMB Node = 'adder16:l1\|c8~24'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.227 ns" { adder16:l1|add4:u2|temp2~8 adder16:l1|c8~24 } "NODE_NAME" } "" } } { "../adder16/adder16.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/adder16/adder16.vhd" 26 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.225 ns) 6.903 ns adder16:l1\|c12~53 6 COMB LC_X9_Y9_N9 4 " "Info: 6: + IC(1.611 ns) + CELL(0.225 ns) = 6.903 ns; Loc. = LC_X9_Y9_N9; Fanout = 4; COMB Node = 'adder16:l1\|c12~53'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.836 ns" { adder16:l1|c8~24 adder16:l1|c12~53 } "NODE_NAME" } "" } } { "../adder16/adder16.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/adder16/adder16.vhd" 26 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.340 ns) 8.225 ns adder16:l1\|add4:u4\|temp5 7 COMB LC_X8_Y8_N2 1 " "Info: 7: + IC(0.982 ns) + CELL(0.340 ns) = 8.225 ns; Loc. = LC_X8_Y8_N2; Fanout = 1; COMB Node = 'adder16:l1\|add4:u4\|temp5'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.322 ns" { adder16:l1|c12~53 adder16:l1|add4:u4|temp5 } "NODE_NAME" } "" } } { "../adder16/add4.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/adder16/add4.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.454 ns) 9.524 ns adder16:l1\|add4:u4\|sum\[3\] 8 COMB LC_X10_Y8_N3 1 " "Info: 8: + IC(0.845 ns) + CELL(0.454 ns) = 9.524 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; COMB Node = 'adder16:l1\|add4:u4\|sum\[3\]'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.299 ns" { adder16:l1|add4:u4|temp5 adder16:l1|add4:u4|sum[3] } "NODE_NAME" } "" } } { "../adder16/add4.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/adder16/add4.vhd" 11 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.340 ns) 10.173 ns Mux~10269 9 COMB LC_X10_Y8_N4 1 " "Info: 9: + IC(0.309 ns) + CELL(0.340 ns) = 10.173 ns; Loc. = LC_X10_Y8_N4; Fanout = 1; COMB Node = 'Mux~10269'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.649 ns" { adder16:l1|add4:u4|sum[3] Mux~10269 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.340 ns) 11.783 ns Mux~10270 10 COMB LC_X10_Y15_N3 1 " "Info: 10: + IC(1.270 ns) + CELL(0.340 ns) = 11.783 ns; Loc. = LC_X10_Y15_N3; Fanout = 1; COMB Node = 'Mux~10270'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.610 ns" { Mux~10269 Mux~10270 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.340 ns) 12.436 ns Mux~10271 11 COMB LC_X10_Y15_N8 1 " "Info: 11: + IC(0.313 ns) + CELL(0.340 ns) = 12.436 ns; Loc. = LC_X10_Y15_N8; Fanout = 1; COMB Node = 'Mux~10271'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.653 ns" { Mux~10270 Mux~10271 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 13.082 ns Mux~10272 12 COMB LC_X10_Y15_N7 1 " "Info: 12: + IC(0.306 ns) + CELL(0.340 ns) = 13.082 ns; Loc. = LC_X10_Y15_N7; Fanout = 1; COMB Node = 'Mux~10272'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.646 ns" { Mux~10271 Mux~10272 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.088 ns) 14.342 ns Mux~10273 13 COMB LC_X9_Y14_N9 1 " "Info: 13: + IC(1.172 ns) + CELL(0.088 ns) = 14.342 ns; Loc. = LC_X9_Y14_N9; Fanout = 1; COMB Node = 'Mux~10273'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.260 ns" { Mux~10272 Mux~10273 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.340 ns) 16.193 ns Mux~10276 14 COMB LC_X7_Y7_N5 2 " "Info: 14: + IC(1.511 ns) + CELL(0.340 ns) = 16.193 ns; Loc. = LC_X7_Y7_N5; Fanout = 2; COMB Node = 'Mux~10276'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.851 ns" { Mux~10273 Mux~10276 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 16.421 ns Z~262 15 COMB LC_X7_Y7_N6 1 " "Info: 15: + IC(0.140 ns) + CELL(0.088 ns) = 16.421 ns; Loc. = LC_X7_Y7_N6; Fanout = 1; COMB Node = 'Z~262'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.228 ns" { Mux~10276 Z~262 } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 16.649 ns Z~263 16 COMB LC_X7_Y7_N7 1 " "Info: 16: + IC(0.140 ns) + CELL(0.088 ns) = 16.649 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; COMB Node = 'Z~263'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.228 ns" { Z~262 Z~263 } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(1.622 ns) 20.172 ns Z 17 PIN PIN_85 0 " "Info: 17: + IC(1.901 ns) + CELL(1.622 ns) = 20.172 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'Z'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "3.523 ns" { Z~263 Z } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.735 ns 28.43 % " "Info: Total cell delay = 5.735 ns ( 28.43 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.437 ns 71.57 % " "Info: Total interconnect delay = 14.437 ns ( 71.57 % )" { } { } 0} } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "20.172 ns" { reg:B_reg|Q[0] lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][0] adder16:l1|add4:u1|c3~84 adder16:l1|add4:u2|temp2~8 adder16:l1|c8~24 adder16:l1|c12~53 adder16:l1|add4:u4|temp5 adder16:l1|add4:u4|sum[3] Mux~10269 Mux~10270 Mux~10271 Mux~10272 Mux~10273 Mux~10276 Z~262 Z~263 Z } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "20.172 ns" { reg:B_reg|Q[0] lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][0] adder16:l1|add4:u1|c3~84 adder16:l1|add4:u2|temp2~8 adder16:l1|c8~24 adder16:l1|c12~53 adder16:l1|add4:u4|temp5 adder16:l1|add4:u4|sum[3] Mux~10269 Mux~10270 Mux~10271 Mux~10272 Mux~10273 Mux~10276 Z~262 Z~263 Z } { 0.000ns 1.700ns 0.918ns 0.317ns 1.002ns 1.611ns 0.982ns 0.845ns 0.309ns 1.270ns 0.313ns 0.306ns 1.172ns 1.511ns 0.140ns 0.140ns 1.901ns } { 0.000ns 0.225ns 0.340ns 0.340ns 0.225ns 0.225ns 0.340ns 0.454ns 0.340ns 0.340ns 0.340ns 0.340ns 0.088ns 0.340ns 0.088ns 0.088ns 1.622ns } } } } 0} } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "2.271 ns" { clk reg:B_reg|Q[0] } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "2.271 ns" { clk clk~out0 reg:B_reg|Q[0] } { 0.000ns 0.000ns 0.594ns } { 0.000ns 1.130ns 0.547ns } } } { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "20.172 ns" { reg:B_reg|Q[0] lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][0] adder16:l1|add4:u1|c3~84 adder16:l1|add4:u2|temp2~8 adder16:l1|c8~24 adder16:l1|c12~53 adder16:l1|add4:u4|temp5 adder16:l1|add4:u4|sum[3] Mux~10269 Mux~10270 Mux~10271 Mux~10272 Mux~10273 Mux~10276 Z~262 Z~263 Z } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "20.172 ns" { reg:B_reg|Q[0] lpm_mult:mult_rtl_0|multcore:mult_core|decoder_node[0][0] adder16:l1|add4:u1|c3~84 adder16:l1|add4:u2|temp2~8 adder16:l1|c8~24 adder16:l1|c12~53 adder16:l1|add4:u4|temp5 adder16:l1|add4:u4|sum[3] Mux~10269 Mux~10270 Mux~10271 Mux~10272 Mux~10273 Mux~10276 Z~262 Z~263 Z } { 0.000ns 1.700ns 0.918ns 0.317ns 1.002ns 1.611ns 0.982ns 0.845ns 0.309ns 1.270ns 0.313ns 0.306ns 1.172ns 1.511ns 0.140ns 0.140ns 1.901ns } { 0.000ns 0.225ns 0.340ns 0.340ns 0.225ns 0.225ns 0.340ns 0.454ns 0.340ns 0.340ns 0.340ns 0.340ns 0.088ns 0.340ns 0.088ns 0.088ns 1.622ns } } } } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "OP\[3\] Z 19.888 ns Longest " "Info: Longest tpd from source pin \"OP\[3\]\" to destination pin \"Z\" is 19.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns OP\[3\] 1 PIN PIN_15 95 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_15; Fanout = 95; PIN Node = 'OP\[3\]'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "" { OP[3] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 10 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.425 ns) + CELL(0.454 ns) 7.009 ns Mux~10168 2 COMB LC_X11_Y13_N8 1 " "Info: 2: + IC(5.425 ns) + CELL(0.454 ns) = 7.009 ns; Loc. = LC_X11_Y13_N8; Fanout = 1; COMB Node = 'Mux~10168'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "5.879 ns" { OP[3] Mux~10168 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.088 ns) 8.558 ns Mux~10169 3 COMB LC_X10_Y11_N0 1 " "Info: 3: + IC(1.461 ns) + CELL(0.088 ns) = 8.558 ns; Loc. = LC_X10_Y11_N0; Fanout = 1; COMB Node = 'Mux~10169'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.549 ns" { Mux~10168 Mux~10169 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.454 ns) 9.947 ns Mux~10172 4 COMB LC_X11_Y12_N8 1 " "Info: 4: + IC(0.935 ns) + CELL(0.454 ns) = 9.947 ns; Loc. = LC_X11_Y12_N8; Fanout = 1; COMB Node = 'Mux~10172'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.389 ns" { Mux~10169 Mux~10172 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.340 ns) 11.458 ns Mux~10173 5 COMB LC_X8_Y14_N1 1 " "Info: 5: + IC(1.171 ns) + CELL(0.340 ns) = 11.458 ns; Loc. = LC_X8_Y14_N1; Fanout = 1; COMB Node = 'Mux~10173'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.511 ns" { Mux~10172 Mux~10173 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.088 ns) 12.076 ns Mux~10174 6 COMB LC_X9_Y14_N2 1 " "Info: 6: + IC(0.530 ns) + CELL(0.088 ns) = 12.076 ns; Loc. = LC_X9_Y14_N2; Fanout = 1; COMB Node = 'Mux~10174'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.618 ns" { Mux~10173 Mux~10174 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.340 ns) 13.343 ns Mux~10177 7 COMB LC_X9_Y15_N7 2 " "Info: 7: + IC(0.927 ns) + CELL(0.340 ns) = 13.343 ns; Loc. = LC_X9_Y15_N7; Fanout = 2; COMB Node = 'Mux~10177'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "1.267 ns" { Mux~10174 Mux~10177 } "NODE_NAME" } "" } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.340 ns) 15.581 ns Z~260 8 COMB LC_X7_Y7_N2 1 " "Info: 8: + IC(1.898 ns) + CELL(0.340 ns) = 15.581 ns; Loc. = LC_X7_Y7_N2; Fanout = 1; COMB Node = 'Z~260'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "2.238 ns" { Mux~10177 Z~260 } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.454 ns) 16.365 ns Z~263 9 COMB LC_X7_Y7_N7 1 " "Info: 9: + IC(0.330 ns) + CELL(0.454 ns) = 16.365 ns; Loc. = LC_X7_Y7_N7; Fanout = 1; COMB Node = 'Z~263'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "0.784 ns" { Z~260 Z~263 } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(1.622 ns) 19.888 ns Z 10 PIN PIN_85 0 " "Info: 10: + IC(1.901 ns) + CELL(1.622 ns) = 19.888 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'Z'" { } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "3.523 ns" { Z~263 Z } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "F:/Quartus5.0/cyzhangFile/ALU/ALU.vhd" 16 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.310 ns 26.70 % " "Info: Total cell delay = 5.310 ns ( 26.70 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.578 ns 73.30 % " "Info: Total interconnect delay = 14.578 ns ( 73.30 % )" { } { } 0} } { { "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" "" { Report "F:/Quartus5.0/cyzhangFile/ALU/db/ALU_cmp.qrpt" Compiler "ALU" "UNKNOWN" "V1" "F:/Quartus5.0/cyzhangFile/ALU/db/ALU.quartus_db" { Floorplan "F:/Quartus5.0/cyzhangFile/ALU/" "" "19.888 ns" { OP[3] Mux~10168 Mux~10169 Mux~10172 Mux~10173 Mux~10174 Mux~10177 Z~260 Z~263 Z } "NODE_NAME" } "" } } { "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/quartus5.0/software/bin/Technology_Viewer.qrui" "19.888 ns" { OP[3] OP[3]~out0 Mux~10168 Mux~10169 Mux~10172 Mux~10173 Mux~10174 Mux~10177 Z~260 Z~263 Z } { 0.000ns 0.000ns 5.425ns 1.461ns 0.935ns 1.171ns 0.530ns 0.927ns 1.898ns 0.330ns 1.901ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.454ns 0.340ns 0.088ns 0.340ns 0.340ns 0.454ns 1.622ns } } } } 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -