📄 juanjima.mdl
字号:
ExtMode off
ExtModeStaticAlloc off
ExtModeTesting off
ExtModeStaticAllocSize 1000000
ExtModeTransport 0
ExtModeMexFile "ext_comm"
RTWCAPISignals off
RTWCAPIParams off
RTWCAPIStates off
GenerateASAP2 off
}
PropName "Components"
}
}
PropName "Components"
}
Name "Configuration"
SimulationMode "normal"
CurrentDlgPage "Solver"
}
PropName "ConfigurationSets"
}
Simulink.ConfigSet {
$PropName "ActiveConfigurationSet"
$ObjectID 1
}
BlockDefaults {
Orientation "right"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Helvetica"
FontSize 10
FontWeight "normal"
FontAngle "normal"
ShowName on
}
BlockParameterDefaults {
Block {
BlockType ComplexToRealImag
Output "Real and imag"
SampleTime "-1"
}
Block {
BlockType Demux
Outputs "4"
DisplayOption "none"
BusSelectionMode off
}
Block {
BlockType Display
Format "short"
Decimation "10"
Floating off
SampleTime "-1"
}
Block {
BlockType FrameConversion
OutFrame "Frame based"
}
Block {
BlockType Ground
}
Block {
BlockType Inport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchByCopyingInsideSignal off
Interpolate on
}
Block {
BlockType Mux
Inputs "4"
DisplayOption "none"
UseBusObject off
BusObject "BusObject"
NonVirtualBus off
}
Block {
BlockType Outport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
OutputWhenDisabled "held"
InitialOutput "[]"
}
Block {
BlockType Reference
}
Block {
BlockType RelationalOperator
Operator ">="
InputSameDT on
LogicOutDataTypeMode "Logical (see Configuration Parameters: Optimiza"
"tion)"
LogicDataType "uint(8)"
ZeroCross on
SampleTime "-1"
}
Block {
BlockType "S-Function"
FunctionName "system"
SFunctionModules "''"
PortCounts "[]"
}
Block {
BlockType SubSystem
ShowPortLabels on
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
SystemSampleTime "-1"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
MinMaxOverflowLogging "UseLocalSettings"
}
Block {
BlockType ToWorkspace
VariableName "simulink_output"
MaxDataPoints "1000"
Decimation "1"
SampleTime "0"
FixptAsFi off
}
}
AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Helvetica"
FontSize 10
FontWeight "normal"
FontAngle "normal"
}
LineDefaults {
FontName "Helvetica"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "juanjima"
Location [289, 296, 869, 589]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "AWGN\nChannel"
Ports [1, 1]
Position [440, 220, 520, 260]
Orientation "left"
NamePlacement "alternate"
ShowName off
SourceBlock "commchan3/AWGN\nChannel"
SourceType "AWGN Channel"
ShowPortLabels on
seed "18233"
noiseMode "Signal to noise ratio (SNR)"
EbNodB "10"
EsNodB "10"
SNRdB "errB"
bitsPerSym "1"
Ps "1"
Tsym "1"
variance "1"
}
Block {
BlockType Reference
Name "BPSK\nModulator\nBaseband"
Ports [1, 1]
Position [455, 16, 530, 64]
SourceBlock "commdigbbndpm2/BPSK\nModulator\nBaseband"
SourceType "BPSK Modulator Baseband"
ShowPortLabels on
Ph "0"
numSamp "1"
}
Block {
BlockType Reference
Name "Bernoulli Binary\nGenerator"
Ports [0, 1]
Position [20, 33, 100, 77]
FontName "Arial"
SourceBlock "commrandsrc2/Bernoulli Binary\nGenerator"
SourceType "Bernoulli Binary Generator"
ShowPortLabels on
P "0.5"
seed "435345"
Ts "1"
frameBased on
sampPerFrame "10"
orient off
outDataType "double"
}
Block {
BlockType ComplexToRealImag
Name "Complex to\nReal-Imag"
Ports [1, 1]
Position [235, 225, 265, 255]
Orientation "left"
NamePlacement "alternate"
Output "Real"
}
Block {
BlockType Reference
Name "Convolutional\nEncoder"
Ports [1, 1]
Position [180, 15, 300, 75]
SourceBlock "commcnvcod2/Convolutional\nEncoder"
SourceType "Convolutional Encoder"
trellis "poly2trellis(9, [753 561])"
reset "None"
}
Block {
BlockType Demux
Name "Demux"
Ports [1, 3]
Position [270, 126, 275, 164]
BackgroundColor "black"
ShowName off
Outputs "3"
}
Block {
BlockType Display
Name "Display"
Ports [1]
Position [425, 115, 520, 205]
Decimation "1"
Lockdown off
}
Block {
BlockType Reference
Name "Error Rate\nCalculation"
Ports [2, 1]
Position [130, 117, 205, 168]
SourceBlock "commsink2/Error Rate\nCalculation"
SourceType "Error Rate Calculation"
N "96"
st_delay "0"
cp_mode "Entire frame"
subframe "[]"
PMode "Port"
WsName "ErrorVec"
RsMode2 off
stop off
numErr "100"
maxBits "1e6"
}
Block {
BlockType Mux
Name "Mux"
Ports [3, 1]
Position [340, 126, 345, 164]
ShowName off
Inputs "3"
DisplayOption "bar"
}
Block {
BlockType ToWorkspace
Name "To Workspace"
Position [335, 60, 395, 90]
VariableName "s"
MaxDataPoints "inf"
SampleTime "-1"
SaveFormat "Array"
}
Block {
BlockType Reference
Name "Viterbi Decoder"
Ports [1, 1]
Position [45, 210, 165, 270]
Orientation "left"
NamePlacement "alternate"
SourceBlock "commcnvcod2/Viterbi Decoder"
SourceType "Viterbi Decoder"
trellis "poly2trellis(9, [753 561])"
dectype "Unquantized"
nsdecb "4"
tbdepth "96"
opmode "Continuous"
reset off
outDataType "double"
}
Line {
SrcBlock "Bernoulli Binary\nGenerator"
SrcPort 1
Points [10, 0]
Branch {
Points [50, 0]
DstBlock "Convolutional\nEncoder"
DstPort 1
}
Branch {
DstBlock "Error Rate\nCalculation"
DstPort 1
}
}
Line {
SrcBlock "Convolutional\nEncoder"
SrcPort 1
Points [135, 0]
DstBlock "BPSK\nModulator\nBaseband"
DstPort 1
}
Line {
SrcBlock "BPSK\nModulator\nBaseband"
SrcPort 1
Points [30, 0; 0, 200]
DstBlock "AWGN\nChannel"
DstPort 1
}
Line {
SrcBlock "AWGN\nChannel"
SrcPort 1
DstBlock "Complex to\nReal-Imag"
DstPort 1
}
Line {
SrcBlock "Viterbi Decoder"
SrcPort 1
Points [-10, 0; 0, -85]
DstBlock "Error Rate\nCalculation"
DstPort 2
}
Line {
SrcBlock "Complex to\nReal-Imag"
SrcPort 1
DstBlock "Viterbi Decoder"
DstPort 1
}
Line {
SrcBlock "Error Rate\nCalculation"
SrcPort 1
DstBlock "Demux"
DstPort 1
}
Line {
SrcBlock "Demux"
SrcPort 1
Points [30, 0]
Branch {
DstBlock "Mux"
DstPort 1
}
Branch {
Points [0, -60]
DstBlock "To Workspace"
DstPort 1
}
}
Line {
SrcBlock "Demux"
SrcPort 2
DstBlock "Mux"
DstPort 2
}
Line {
SrcBlock "Demux"
SrcPort 3
DstBlock "Mux"
DstPort 3
}
Line {
SrcBlock "Mux"
SrcPort 1
Points [30, 0; 0, 15]
DstBlock "Display"
DstPort 1
}
}
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -