⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 cnt25s.rpt

📁 课程设计《交通灯控制的设计》
💻 RPT
📖 第 1 页 / 共 4 页
字号:
  _EQ071 = !_LC1_B21 & !_LC2_B2 & !_LC4_B17;

-- Node name is ':2731' 
-- Equation name is '_LC2_B19', type is buried 
_LC2_B19 = LCELL( _EQ072);
  _EQ072 = !_LC2_B23 &  _LC8_B19
         # !_LC1_B24 &  _LC8_B19
         #  _LC7_B4;

-- Node name is '~2733~1' 
-- Equation name is '~2733~1', location is LC5_B16, type is buried.
-- synthesized logic cell 
!_LC5_B16 = _LC5_B16~NOT;
_LC5_B16~NOT = LCELL( _EQ073);
  _EQ073 = !CNT5B4 &  _LC5_B4
         #  _LC6_B21
         # !CNT5B4 &  _LC4_B16;

-- Node name is '~2733~2' 
-- Equation name is '~2733~2', location is LC7_B19, type is buried.
-- synthesized logic cell 
_LC7_B19 = LCELL( _EQ074);
  _EQ074 =  _LC5_B16 & !_LC5_B24;

-- Node name is '~2733~3' 
-- Equation name is '~2733~3', location is LC8_B19, type is buried.
-- synthesized logic cell 
_LC8_B19 = LCELL( _EQ075);
  _EQ075 = !_LC4_B19 &  _LC5_B16 & !_LC5_B24;

-- Node name is '~2775~1' 
-- Equation name is '~2775~1', location is LC1_B18, type is buried.
-- synthesized logic cell 
_LC1_B18 = LCELL( _EQ076);
  _EQ076 = !_LC1_B23 & !_LC5_B17;

-- Node name is '~2775~2' 
-- Equation name is '~2775~2', location is LC2_B23, type is buried.
-- synthesized logic cell 
_LC2_B23 = LCELL( _EQ077);
  _EQ077 = !_LC1_B4 & !_LC3_B16 & !_LC5_B13 & !_LC5_B17;

-- Node name is ':2776' 
-- Equation name is '_LC6_B19', type is buried 
_LC6_B19 = LCELL( _EQ078);
  _EQ078 =  _LC1_B16 &  _LC2_B23
         #  _LC1_B17 &  _LC2_B23
         # !_LC1_B24;

-- Node name is '~2805~1' 
-- Equation name is '~2805~1', location is LC2_B20, type is buried.
-- synthesized logic cell 
!_LC2_B20 = _LC2_B20~NOT;
_LC2_B20~NOT = LCELL( _EQ079);
  _EQ079 = !CNT5B2 &  _LC3_B4
         #  _LC8_B21;

-- Node name is ':2811' 
-- Equation name is '_LC5_B19', type is buried 
_LC5_B19 = LCELL( _EQ080);
  _EQ080 =  _LC6_B19 & !_LC7_B4 &  _LC7_B19
         #  _LC4_B19 & !_LC7_B4;

-- Node name is ':2818' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = LCELL( _EQ081);
  _EQ081 =  _LC5_B21
         #  _LC4_B10;

-- Node name is '~2841~1' 
-- Equation name is '~2841~1', location is LC4_B18, type is buried.
-- synthesized logic cell 
_LC4_B18 = LCELL( _EQ082);
  _EQ082 = !_LC1_B17 & !_LC3_B16 &  _LC5_B21
         # !_LC1_B17 & !_LC3_B16 &  _LC4_B10;

-- Node name is ':2848' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = LCELL( _EQ083);
  _EQ083 = !_LC4_B13 &  _LC4_B18
         #  _LC5_B17
         #  _LC1_B4;

-- Node name is '~2871~1' 
-- Equation name is '~2871~1', location is LC7_B24, type is buried.
-- synthesized logic cell 
_LC7_B24 = LCELL( _EQ084);
  _EQ084 =  _LC1_B24 & !_LC3_B4 & !_LC3_B17
         #  CNT5B2 &  _LC1_B24 & !_LC3_B17;

-- Node name is '~2871~2' 
-- Equation name is '~2871~2', location is LC5_B22, type is buried.
-- synthesized logic cell 
_LC5_B22 = LCELL( _EQ085);
  _EQ085 =  _LC1_B24 & !_LC3_B17;

-- Node name is '~2878~1' 
-- Equation name is '~2878~1', location is LC6_B16, type is buried.
-- synthesized logic cell 
!_LC6_B16 = _LC6_B16~NOT;
_LC6_B16~NOT = LCELL( _EQ086);
  _EQ086 =  _LC2_B16 & !_LC5_B4 & !_LC6_B21
         #  CNT5B4 &  _LC2_B16 & !_LC6_B21;

-- Node name is ':2878' 
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = LCELL( _EQ087);
  _EQ087 =  _LC5_B18 &  _LC7_B24 & !_LC8_B21
         #  _LC6_B16;

-- Node name is ':2889' 
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = LCELL( _EQ088);
  _EQ088 =  _LC1_B11 & !_LC6_B4 &  _LC6_B18
         #  CNT5B2 &  _LC1_B11 &  _LC6_B18;

-- Node name is '~2913~1' 
-- Equation name is '~2913~1', location is LC2_B13, type is buried.
-- synthesized logic cell 
_LC2_B13 = LCELL( _EQ089);
  _EQ089 = !_LC1_B16 & !_LC1_B17 & !_LC1_B21 & !_LC2_B2;

-- Node name is ':2914' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = LCELL( _EQ090);
  _EQ090 =  _LC1_B22 &  _LC2_B13
         #  _LC3_B16
         #  _LC4_B17;

-- Node name is '~2926~1' 
-- Equation name is '~2926~1', location is LC3_B22, type is buried.
-- synthesized logic cell 
_LC3_B22 = LCELL( _EQ091);
  _EQ091 =  CNT5B2 &  _LC4_B4
         #  CNT5B2 &  _LC7_B17;

-- Node name is ':2926' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = LCELL( _EQ092);
  _EQ092 = !_LC1_B4 & !_LC2_B21 &  _LC2_B22
         #  _LC3_B22;

-- Node name is '~2943~1' 
-- Equation name is '~2943~1', location is LC1_B24, type is buried.
-- synthesized logic cell 
_LC1_B24 = LCELL( _EQ093);
  _EQ093 = !_LC3_B4 & !_LC3_B21
         # !CNT5B2 & !_LC3_B21;

-- Node name is ':2955' 
-- Equation name is '_LC6_B22', type is buried 
_LC6_B22 = LCELL( _EQ094);
  _EQ094 =  _LC2_B16 & !_LC2_B20
         #  _LC2_B16 &  _LC4_B22 &  _LC5_B22;

-- Node name is ':2956' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = LCELL( _EQ095);
  _EQ095 = !CNT5B4 &  _LC5_B4
         #  _LC6_B21
         #  _LC6_B22;

-- Node name is '~2967~1' 
-- Equation name is '~2967~1', location is LC1_B11, type is buried.
-- synthesized logic cell 
_LC1_B11 = LCELL( _EQ096);
  _EQ096 = !_LC7_B4 & !_LC8_B16;

-- Node name is ':2967' 
-- Equation name is '_LC7_B22', type is buried 
_LC7_B22 = LCELL( _EQ097);
  _EQ097 =  _LC1_B11 & !_LC6_B4 &  _LC8_B22
         #  CNT5B2 &  _LC1_B11 &  _LC8_B22;

-- Node name is ':2988' 
-- Equation name is '_LC7_B13', type is buried 
_LC7_B13 = LCELL( _EQ098);
  _EQ098 = !_LC2_B2 &  _LC5_B21
         #  _LC1_B16 & !_LC2_B2;

-- Node name is ':2992' 
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = LCELL( _EQ099);
  _EQ099 = !_LC4_B17 &  _LC7_B13
         #  _LC1_B21 & !_LC4_B17
         #  _LC3_B16;

-- Node name is ':3006' 
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = LCELL( _EQ100);
  _EQ100 = !_LC1_B4 &  _LC1_B13 & !_LC6_B17
         #  _LC2_B21 & !_LC6_B17;

-- Node name is ':3012' 
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = LCELL( _EQ101);
  _EQ101 =  CNT5B2 & !_LC3_B4 &  _LC7_B17
         #  _LC1_B15 & !_LC3_B4
         # !CNT5B2 &  _LC1_B15;

-- Node name is ':3018' 
-- Equation name is '_LC3_B15', type is buried 
_LC3_B15 = LCELL( _EQ102);
  _EQ102 =  _LC2_B15 & !_LC4_B4
         #  CNT5B2 &  _LC2_B15
         #  _LC3_B21 & !_LC4_B4
         #  CNT5B2 &  _LC3_B21;

-- Node name is ':3024' 
-- Equation name is '_LC4_B15', type is buried 
_LC4_B15 = LCELL( _EQ103);
  _EQ103 = !CNT5B2 & !_LC3_B4 &  _LC7_B17
         # !_LC3_B4 &  _LC3_B15
         #  CNT5B2 &  _LC3_B15;

-- Node name is ':3030' 
-- Equation name is '_LC5_B15', type is buried 
_LC5_B15 = LCELL( _EQ104);
  _EQ104 =  _LC4_B15 & !_LC6_B4
         # !CNT5B2 &  _LC4_B15
         # !_LC6_B4 &  _LC8_B21
         # !CNT5B2 &  _LC8_B21;

-- Node name is ':3036' 
-- Equation name is '_LC7_B15', type is buried 
_LC7_B15 = LCELL( _EQ105);
  _EQ105 = !CNT5B4 &  _LC4_B16 & !_LC5_B4
         # !_LC5_B4 &  _LC5_B15
         #  CNT5B4 &  _LC5_B15;

-- Node name is ':3042' 
-- Equation name is '_LC8_B15', type is buried 
_LC8_B15 = LCELL( _EQ106);
  _EQ106 = !_LC6_B4 &  _LC7_B15
         #  CNT5B2 &  _LC7_B15
         # !_LC6_B4 &  _LC6_B21
         #  CNT5B2 &  _LC6_B21;

-- Node name is ':3045' 
-- Equation name is '_LC6_B15', type is buried 
_LC6_B15 = LCELL( _EQ107);
  _EQ107 = !_LC7_B4 &  _LC8_B15
         # !_LC7_B4 &  _LC8_B16;



Project Information                           d:\我的文档\zyl\37\s8\cnt25s.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 14,761K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -