pata_serverworks.c

来自「linux 内核源代码」· C语言 代码 · 共 601 行 · 第 1/2 页

C
601
字号
	.module			= THIS_MODULE,	.name			= DRV_NAME,	.ioctl			= ata_scsi_ioctl,	.queuecommand		= ata_scsi_queuecmd,	.can_queue		= ATA_DEF_QUEUE,	.this_id		= ATA_SHT_THIS_ID,	.sg_tablesize		= LIBATA_MAX_PRD,	.cmd_per_lun		= ATA_SHT_CMD_PER_LUN,	.emulated		= ATA_SHT_EMULATED,	.use_clustering		= ATA_SHT_USE_CLUSTERING,	.proc_name		= DRV_NAME,	.dma_boundary		= ATA_DMA_BOUNDARY,	.slave_configure	= ata_scsi_slave_config,	.slave_destroy		= ata_scsi_slave_destroy,	.bios_param		= ata_std_bios_param,};static struct ata_port_operations serverworks_osb4_port_ops = {	.set_piomode	= serverworks_set_piomode,	.set_dmamode	= serverworks_set_dmamode,	.mode_filter	= serverworks_osb4_filter,	.tf_load	= ata_tf_load,	.tf_read	= ata_tf_read,	.check_status 	= ata_check_status,	.exec_command	= ata_exec_command,	.dev_select 	= ata_std_dev_select,	.freeze		= ata_bmdma_freeze,	.thaw		= ata_bmdma_thaw,	.error_handler	= ata_bmdma_error_handler,	.post_internal_cmd = ata_bmdma_post_internal_cmd,	.cable_detect	= serverworks_cable_detect,	.bmdma_setup 	= ata_bmdma_setup,	.bmdma_start 	= ata_bmdma_start,	.bmdma_stop	= ata_bmdma_stop,	.bmdma_status 	= ata_bmdma_status,	.qc_prep 	= ata_qc_prep,	.qc_issue	= ata_qc_issue_prot,	.data_xfer	= ata_data_xfer,	.irq_handler	= ata_interrupt,	.irq_clear	= ata_bmdma_irq_clear,	.irq_on		= ata_irq_on,	.port_start	= ata_sff_port_start,};static struct ata_port_operations serverworks_csb_port_ops = {	.set_piomode	= serverworks_set_piomode,	.set_dmamode	= serverworks_set_dmamode,	.mode_filter	= serverworks_csb_filter,	.tf_load	= ata_tf_load,	.tf_read	= ata_tf_read,	.check_status 	= ata_check_status,	.exec_command	= ata_exec_command,	.dev_select 	= ata_std_dev_select,	.freeze		= ata_bmdma_freeze,	.thaw		= ata_bmdma_thaw,	.error_handler	= ata_bmdma_error_handler,	.post_internal_cmd = ata_bmdma_post_internal_cmd,	.cable_detect	= serverworks_cable_detect,	.bmdma_setup 	= ata_bmdma_setup,	.bmdma_start 	= ata_bmdma_start,	.bmdma_stop	= ata_bmdma_stop,	.bmdma_status 	= ata_bmdma_status,	.qc_prep 	= ata_qc_prep,	.qc_issue	= ata_qc_issue_prot,	.data_xfer	= ata_data_xfer,	.irq_handler	= ata_interrupt,	.irq_clear	= ata_bmdma_irq_clear,	.irq_on		= ata_irq_on,	.port_start	= ata_sff_port_start,};static int serverworks_fixup_osb4(struct pci_dev *pdev){	u32 reg;	struct pci_dev *isa_dev = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,		  PCI_DEVICE_ID_SERVERWORKS_OSB4, NULL);	if (isa_dev) {		pci_read_config_dword(isa_dev, 0x64, &reg);		reg &= ~0x00002000; /* disable 600ns interrupt mask */		if (!(reg & 0x00004000))			printk(KERN_DEBUG DRV_NAME ": UDMA not BIOS enabled.\n");		reg |=  0x00004000; /* enable UDMA/33 support */		pci_write_config_dword(isa_dev, 0x64, reg);		pci_dev_put(isa_dev);		return 0;	}	printk(KERN_WARNING "ata_serverworks: Unable to find bridge.\n");	return -ENODEV;}static int serverworks_fixup_csb(struct pci_dev *pdev){	u8 btr;	/* Third Channel Test */	if (!(PCI_FUNC(pdev->devfn) & 1)) {		struct pci_dev * findev = NULL;		u32 reg4c = 0;		findev = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,			PCI_DEVICE_ID_SERVERWORKS_CSB5, NULL);		if (findev) {			pci_read_config_dword(findev, 0x4C, &reg4c);			reg4c &= ~0x000007FF;			reg4c |=  0x00000040;			reg4c |=  0x00000020;			pci_write_config_dword(findev, 0x4C, reg4c);			pci_dev_put(findev);		}	} else {		struct pci_dev * findev = NULL;		u8 reg41 = 0;		findev = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,				PCI_DEVICE_ID_SERVERWORKS_CSB6, NULL);		if (findev) {			pci_read_config_byte(findev, 0x41, &reg41);			reg41 &= ~0x40;			pci_write_config_byte(findev, 0x41, reg41);			pci_dev_put(findev);		}	}	/* setup the UDMA Control register	 *	 * 1. clear bit 6 to enable DMA	 * 2. enable DMA modes with bits 0-1	 * 	00 : legacy	 * 	01 : udma2	 * 	10 : udma2/udma4	 * 	11 : udma2/udma4/udma5	 */	pci_read_config_byte(pdev, 0x5A, &btr);	btr &= ~0x40;	if (!(PCI_FUNC(pdev->devfn) & 1))		btr |= 0x2;	else		btr |= (pdev->revision >= SVWKS_CSB5_REVISION_NEW) ? 0x3 : 0x2;	pci_write_config_byte(pdev, 0x5A, btr);	return btr;}static void serverworks_fixup_ht1000(struct pci_dev *pdev){	u8 btr;	/* Setup HT1000 SouthBridge Controller - Single Channel Only */	pci_read_config_byte(pdev, 0x5A, &btr);	btr &= ~0x40;	btr |= 0x3;	pci_write_config_byte(pdev, 0x5A, btr);}static int serverworks_init_one(struct pci_dev *pdev, const struct pci_device_id *id){	static const struct ata_port_info info[4] = {		{ /* OSB4 */			.sht = &serverworks_sht,			.flags = ATA_FLAG_SLAVE_POSS,			.pio_mask = 0x1f,			.mwdma_mask = 0x07,			.udma_mask = 0x07,			.port_ops = &serverworks_osb4_port_ops		}, { /* OSB4 no UDMA */			.sht = &serverworks_sht,			.flags = ATA_FLAG_SLAVE_POSS,			.pio_mask = 0x1f,			.mwdma_mask = 0x07,			.udma_mask = 0x00,			.port_ops = &serverworks_osb4_port_ops		}, { /* CSB5 */			.sht = &serverworks_sht,			.flags = ATA_FLAG_SLAVE_POSS,			.pio_mask = 0x1f,			.mwdma_mask = 0x07,			.udma_mask = ATA_UDMA4,			.port_ops = &serverworks_csb_port_ops		}, { /* CSB5 - later revisions*/			.sht = &serverworks_sht,			.flags = ATA_FLAG_SLAVE_POSS,			.pio_mask = 0x1f,			.mwdma_mask = 0x07,			.udma_mask = ATA_UDMA5,			.port_ops = &serverworks_csb_port_ops		}	};	const struct ata_port_info *ppi[] = { &info[id->driver_data], NULL };	/* Force master latency timer to 64 PCI clocks */	pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0x40);	/* OSB4 : South Bridge and IDE */	if (pdev->device == PCI_DEVICE_ID_SERVERWORKS_OSB4IDE) {		/* Select non UDMA capable OSB4 if we can't do fixups */		if ( serverworks_fixup_osb4(pdev) < 0)			ppi[0] = &info[1];	}	/* setup CSB5/CSB6 : South Bridge and IDE option RAID */	else if ((pdev->device == PCI_DEVICE_ID_SERVERWORKS_CSB5IDE) ||		 (pdev->device == PCI_DEVICE_ID_SERVERWORKS_CSB6IDE) ||		 (pdev->device == PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2)) {		 /* If the returned btr is the newer revision then		    select the right info block */		 if (serverworks_fixup_csb(pdev) == 3)		 	ppi[0] = &info[3];		/* Is this the 3rd channel CSB6 IDE ? */		if (pdev->device == PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2)			ppi[1] = &ata_dummy_port_info;	}	/* setup HT1000E */	else if (pdev->device == PCI_DEVICE_ID_SERVERWORKS_HT1000IDE)		serverworks_fixup_ht1000(pdev);	if (pdev->device == PCI_DEVICE_ID_SERVERWORKS_CSB5IDE)		ata_pci_clear_simplex(pdev);	return ata_pci_init_one(pdev, ppi);}#ifdef CONFIG_PMstatic int serverworks_reinit_one(struct pci_dev *pdev){	/* Force master latency timer to 64 PCI clocks */	pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0x40);	switch (pdev->device)	{		case PCI_DEVICE_ID_SERVERWORKS_OSB4IDE:			serverworks_fixup_osb4(pdev);			break;		case PCI_DEVICE_ID_SERVERWORKS_CSB5IDE:			ata_pci_clear_simplex(pdev);			/* fall through */		case PCI_DEVICE_ID_SERVERWORKS_CSB6IDE:		case PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2:			serverworks_fixup_csb(pdev);			break;		case PCI_DEVICE_ID_SERVERWORKS_HT1000IDE:			serverworks_fixup_ht1000(pdev);			break;	}	return ata_pci_device_resume(pdev);}#endifstatic const struct pci_device_id serverworks[] = {	{ PCI_VDEVICE(SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_OSB4IDE), 0},	{ PCI_VDEVICE(SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_CSB5IDE), 2},	{ PCI_VDEVICE(SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_CSB6IDE), 2},	{ PCI_VDEVICE(SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_CSB6IDE2), 2},	{ PCI_VDEVICE(SERVERWORKS, PCI_DEVICE_ID_SERVERWORKS_HT1000IDE), 2},	{ },};static struct pci_driver serverworks_pci_driver = {	.name 		= DRV_NAME,	.id_table	= serverworks,	.probe 		= serverworks_init_one,	.remove		= ata_pci_remove_one,#ifdef CONFIG_PM	.suspend	= ata_pci_device_suspend,	.resume		= serverworks_reinit_one,#endif};static int __init serverworks_init(void){	return pci_register_driver(&serverworks_pci_driver);}static void __exit serverworks_exit(void){	pci_unregister_driver(&serverworks_pci_driver);}MODULE_AUTHOR("Alan Cox");MODULE_DESCRIPTION("low-level driver for Serverworks OSB4/CSB5/CSB6");MODULE_LICENSE("GPL");MODULE_DEVICE_TABLE(pci, serverworks);MODULE_VERSION(DRV_VERSION);module_init(serverworks_init);module_exit(serverworks_exit);

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?