📄 zhijiezhuanju.mdl
字号:
Line {
SrcBlock "Sum"
SrcPort 1
Points [10, 0; 0, -5]
DstBlock "Integrator"
DstPort 1
}
Line {
SrcBlock "Integrator"
SrcPort 1
DstBlock "cia"
DstPort 1
}
Line {
SrcBlock "Rs1"
SrcPort 1
Points [20, 0; 0, -25]
DstBlock "Product1"
DstPort 2
}
Line {
SrcBlock "ib"
SrcPort 1
Points [45, 0; 0, 25]
DstBlock "Product1"
DstPort 1
}
Line {
SrcBlock "Product1"
SrcPort 1
DstBlock "Sum1"
DstPort 1
}
Line {
SrcBlock "ub"
SrcPort 1
Points [165, 0; 0, -75]
DstBlock "Sum1"
DstPort 2
}
Line {
SrcBlock "Sum1"
SrcPort 1
Points [10, 0; 0, -5]
DstBlock "Integrator1"
DstPort 1
}
Line {
SrcBlock "Integrator1"
SrcPort 1
DstBlock "cib"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "Subsystem1"
Ports [4, 1]
Position [615, 372, 655, 433]
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "Subsystem1"
Location [367, 404, 807, 591]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "ia"
Position [25, 28, 55, 42]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Inport
Name "cia"
Position [25, 103, 55, 117]
Port "2"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Inport
Name "ib"
Position [25, 73, 55, 87]
Port "3"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Inport
Name "cib"
Position [25, 148, 55, 162]
Port "4"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Gain
Name "Gain2"
Position [310, 50, 340, 80]
Gain "2"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product"
Ports [2, 1]
Position [165, 72, 195, 103]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product1"
Ports [2, 1]
Position [170, 27, 200, 58]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Sum"
Ports [2, 1]
Position [250, 43, 270, 87]
ShowName off
Inputs "|-+"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Outport
Name "Te"
Position [385, 63, 415, 77]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "cia"
SrcPort 1
Points [70, 0; 0, -15]
DstBlock "Product"
DstPort 2
}
Line {
SrcBlock "Sum"
SrcPort 1
DstBlock "Gain2"
DstPort 1
}
Line {
SrcBlock "Gain2"
SrcPort 1
Points [0, 5]
DstBlock "Te"
DstPort 1
}
Line {
SrcBlock "ib"
SrcPort 1
DstBlock "Product"
DstPort 1
}
Line {
SrcBlock "ia"
SrcPort 1
DstBlock "Product1"
DstPort 1
}
Line {
SrcBlock "cib"
SrcPort 1
Points [45, 0; 0, -105]
DstBlock "Product1"
DstPort 2
}
Line {
SrcBlock "Product1"
SrcPort 1
Points [15, 0; 0, 20]
DstBlock "Sum"
DstPort 1
}
Line {
SrcBlock "Product"
SrcPort 1
Points [15, 0; 0, -10]
DstBlock "Sum"
DstPort 2
}
}
}
Block {
BlockType Sum
Name "Sum"
Ports [2, 1]
Position [755, 242, 775, 298]
ShowName off
Inputs "|-+"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Sum1"
Ports [2, 1]
Position [770, 377, 790, 433]
ShowName off
Inputs "|-+"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Reference
Name "Three-Phase\nV-I Measurement"
Ports [0, 2, 0, 0, 0, 3, 3]
Position [270, 104, 305, 166]
SourceBlock "powerlib/Measurements/Three-Phase\nV-I Measurem"
"ent"
SourceType "Three-Phase VI Measurement"
ShowPortLabels on
VoltageMeasurement "phase-to-ground"
SetLabelV off
LabelV "Vabc"
Vpu off
Vbase "500e3"
CurrentMeasurement "yes"
SetLabelI off
LabelI "Iabc"
Ipu off
Pbase "100e6"
OutputType "Complex"
PhasorSimulation off
PSBequivalent "0"
}
Block {
BlockType Reference
Name "Universal Bridge"
Ports [1, 0, 0, 0, 0, 3, 2]
Position [165, 87, 220, 163]
Orientation "left"
NamePlacement "alternate"
SourceBlock "powerlib/Power\nElectronics/Universal Bridge"
SourceType "Universal Bridge"
ShowPortLabels on
Arms "3"
SnubberResistance "1e5"
SnubberCapacitance "inf"
Device "Ideal Switches"
Ron "1e-3"
Lon "0"
ForwardVoltages "[ 0 0 ]"
ForwardVoltage "0"
GTOparameters "[ 10e-6 , 20e-6 ]"
IGBTparameters "[ 1e-6 , 2e-6 ]"
Measurements "None"
}
Block {
BlockType Reference
Name "Voltage Measurement"
Ports [0, 1, 0, 0, 0, 2]
Position [395, 168, 420, 192]
SourceBlock "powerlib/Measurements/Voltage Measurement"
SourceType "Voltage Measurement"
ShowPortLabels on
PhasorSimulation off
OutputType "Complex"
PSBequivalent "0"
}
Block {
BlockType Reference
Name "XY Graph1"
Ports [2]
Position [605, 210, 635, 245]
SourceBlock "simulink/Sinks/XY Graph"
SourceType "XY scope."
ShowPortLabels on
xmin "-3"
xmax "3"
ymin "-3"
ymax "3"
st "-1"
}
Block {
BlockType Constant
Name "ciliangeiding"
Position [680, 300, 710, 330]
Value "1.5"
}
Block {
BlockType SubSystem
Name "pi"
Ports [2, 1]
Position [510, 430, 550, 490]
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "pi"
Location [2, 82, 1014, 722]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "n"
Position [305, 243, 335, 257]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Inport
Name "n1"
Position [305, 283, 335, 297]
Port "2"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Gain
Name "Gain"
Position [455, 205, 485, 235]
Gain "0.1"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Gain
Name "Gain1"
Position [440, 260, 470, 290]
Gain "0.5"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Integrator
Name "Integrator"
Ports [1, 1]
Position [505, 260, 525, 290]
}
Block {
BlockType Saturate
Name "Saturation"
Position [580, 225, 610, 255]
UpperLimit "75"
LowerLimit "-75"
}
Block {
BlockType Sum
Name "Sum"
Ports [2, 1]
Position [355, 230, 375, 250]
ShowName off
IconShape "round"
Inputs "|+-"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Sum1"
Ports [2, 1]
Position [535, 230, 555, 250]
ShowName off
IconShape "round"
Inputs "|++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Outport
Name "Out1"
Position [675, 228, 705, 242]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Sum"
SrcPort 1
Points [0, 0; 30, 0]
Branch {
Points [0, -20]
DstBlock "Gain"
DstPort 1
}
Branch {
Points [0, 35]
DstBlock "Gain1"
DstPort 1
}
}
Line {
SrcBlock "Gain"
SrcPort 1
Points [15, 0; 0, 20]
DstBlock "Sum1"
DstPort 1
}
Line {
SrcBlock "Gain1"
SrcPort 1
DstBlock "Integrator"
DstPort 1
}
Line {
SrcBlock "Integrator"
SrcPort 1
Points [15, 0]
DstBlock "Sum1"
DstPort 2
}
Line {
SrcBlock "Sum1"
SrcPort 1
DstBlock "Saturation"
DstPort 1
}
Line {
SrcBlock "Saturation"
SrcPort 1
Points [20, 0; 0, -5]
DstBlock "Out1"
DstPort 1
}
Line {
SrcBlock "n"
SrcPort 1
DstBlock "Sum"
DstPort 1
}
Line {
SrcBlock "n1"
SrcPort 1
Points [20, 0]
DstBlock "Sum"
DstPort 2
}
}
}
Line {
LineType "Connection"
SrcBlock "DC "
SrcPort RConn1
Points [115, 0; 0, 20]
DstBlock "Universal Bridge"
DstPort RConn1
}
Line {
LineType "Connection"
SrcBlock "Ground"
SrcPort LConn1
Points [0, 0; 0, -50]
Branch {
ConnectType "DEST_SRC"
Points [0, -20; 0, -5]
Branch {
ConnectType "DEST_SRC"
DstBlock "DC "
DstPort LConn1
}
Branch {
ConnectType "DEST_DEST"
SrcBlock "Universal Bridge"
SrcPort RConn2
Points [0, 15; -85, 0]
}
}
Branch {
ConnectType "DEST_SRC"
DstBlock "Voltage Measurement"
DstPort LConn2
}
}
Line {
LineType "Connection"
SrcBlock "Universal Bridge"
SrcPort LConn1
DstBlock "Three-Phase\nV-I Measurement"
DstPort LConn1
}
Line {
LineType "Connection"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -