_primary.vhd

EMP1270原理图

library verilog;
use verilog.vl_types.all;
entity test_bench is
    generic(
        ADDR_STATUS     : integer := 2;
        ADDR_DATA       : integer := 0;
        ADDR_ADDRESS    : integer := 3
    );
end test_bench;