📄 test44x_ta_pwm01.c
字号:
//*******************************************************************************
// MSP430TEST44X Demo - Timer_A PWM TA1-2 upmode, DCO SMCLK
//
// Description; This program will generate a two PWM outputs on P1.2/2.0 using
// Timer_A in an upmode. The value in CCR0, 512, defines the period and the
// values in CCR1 and CCR1 the duty PWM cycles. Using 1.048MHz SMCLK as TACLK,
// the timer period is 488us with a 75% duty cycle on P1.2 and 25% on P2.0.
// ACLK = LFXT1 = 32768, MCLK = SMCLK = TACLK = DCO = 32xACLK = 1.048576Mhz
// //*External watch crystal on XIN XOUT is required for ACLK*//
//
// MSP430F449
// -----------------
// /|\| XIN|-
// | | | 32kHz
// --|RST XOUT|-
// | |
// | P1.2|--> CCR1 - 75% PWM
// | P2.0|--> CCR2 - 25% PWM
// zhangchong
// Lierda, Inc
// February 2006.03
// Built with IAR Embedded Workbench Version: 3.40a
// ID: MSP430-TEST44X
// DATA:2005-7-12
// REV: 2.0A
// 程序功能:该程序是用F449的内部TIMER_A 的CCR0、CCR1和CCR2的比较模式功能
// 来实现周期是488uS,占空比分别为75%(P1.2)和25%(p2.0)的两路PWM输出。
// 硬件连接:先连接P5.1口的短接器,然后连接键盘上方的短接器J2。
//
//******************************************************************************
#include <msp430x44x.h>
void main(void)
{
WDTCTL = WDTPW +WDTHOLD; // Stop WDT
FLL_CTL0 |= XCAP14PF; // Configure load caps
TACTL = TASSEL1 + TACLR; // SMCLK, Clear Tar
CCR0 = 512-1; // PWM Period = 488uS
CCTL1 = OUTMOD_7; // CCR1 reset/set
CCR1 = 384; // CCR1 PWM duty cycle
CCTL2 = OUTMOD_7; // CCR2 reset/set
CCR2 = 128; // CCR2 PWM duty cycle
P1DIR |= 0x04; // P1.2 output
P1SEL |= 0x04; // P1.2 TA1 otion
P2DIR |= 0x01; // P2.0 output
P2SEL |= 0x01; // P2.0 TA2 otion
TACTL |= MC0; // Start Timer_A in up mode
for (;;)
{
_BIS_SR(CPUOFF); // Enter LPM0
_NOP(); // Required only for C-spy
}
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -