📄 mcf5xxx.h
字号:
/*
* File: mcf5xxx.h
* Purpose: Definitions common across all ColdFire processors
*
* Notes: This file automatically included.
*
*/
#ifndef _CPU_MCF5XXX_H
#define _CPU_MCF5XXX_H
/***********************************************************************/
/*
* The basic data types
*/
typedef unsigned char uint8; /* 8 bits */
typedef unsigned short int uint16; /* 16 bits */
typedef unsigned long int uint32; /* 32 bits */
typedef signed char int8; /* 8 bits */
typedef signed short int int16; /* 16 bits */
typedef signed long int int32; /* 32 bits */
typedef volatile uint8 vuint8; /* 8 bits */
typedef volatile uint16 vuint16; /* 16 bits */
typedef volatile uint32 vuint32; /* 32 bits */
/***********************************************************************/
/*
* Routines and macros for accessing Input/Output devices
*/
#define cpu_iord_8(ADDR) *((vuint8 *)(ADDR))
#define cpu_iord_16(ADDR) *((vuint16 *)(ADDR))
#define cpu_iord_32(ADDR) *((vuint32 *)(ADDR))
#define cpu_iowr_8(ADDR,DATA) *((vuint8 *)(ADDR)) = (DATA)
#define cpu_iowr_16(ADDR,DATA) *((vuint16 *)(ADDR)) = (DATA)
#define cpu_iowr_32(ADDR,DATA) *((vuint32 *)(ADDR)) = (DATA)
/***********************************************************************/
/*
* Network-order access routines/macros
*/
#define htons(DATA16) DATA16
#define htonl(DATA32) DATA32
#define ntohs(DATA16) DATA16
#define ntohl(DATA32) DATA32
/***********************************************************************/
/*
* Common M68K & ColdFire definitions
*/
#define ADDRESS uint32
#define INSTRUCTION uint16
#define ILLEGAL 0x4AFC
#define CPU_WORD_SIZE 16
#define MCF5XXX_SR_T (0x8000)
#define MCF5XXX_SR_S (0x2000)
#define MCF5XXX_SR_M (0x1000)
#define MCF5XXX_SR_IPL (0x0700)
#define MCF5XXX_SR_IPL_0 (0x0000)
#define MCF5XXX_SR_IPL_1 (0x0100)
#define MCF5XXX_SR_IPL_2 (0x0200)
#define MCF5XXX_SR_IPL_3 (0x0300)
#define MCF5XXX_SR_IPL_4 (0x0400)
#define MCF5XXX_SR_IPL_5 (0x0500)
#define MCF5XXX_SR_IPL_6 (0x0600)
#define MCF5XXX_SR_IPL_7 (0x0700)
#define MCF5XXX_SR_X (0x0010)
#define MCF5XXX_SR_N (0x0008)
#define MCF5XXX_SR_Z (0x0004)
#define MCF5XXX_SR_V (0x0002)
#define MCF5XXX_SR_C (0x0001)
#define MCF5XXX_CACR_CENB (0x80000000)
#define MCF5XXX_CACR_DEC (0x80000000)
#define MCF5XXX_CACR_DW (0x40000000)
#define MCF5XXX_CACR_DESB (0x20000000)
#define MCF5XXX_CACR_CPDI (0x10000000)
#define MCF5XXX_CACR_DDPI (0x10000000)
#define MCF5XXX_CACR_CPD (0x10000000)
#define MCF5XXX_CACR_CFRZ (0x08000000)
#define MCF5XXX_CACR_DHLCK (0x08000000)
#define MCF5XXX_CACR_DDCM_WT (0x00000000)
#define MCF5XXX_CACR_DDCM_CB (0x02000000)
#define MCF5XXX_CACR_DDCM_IP (0x04000000)
#define MCF5XXX_CACR_DDCM_II (0x06000000)
#define MCF5XXX_CACR_CINV (0x01000000)
#define MCF5XXX_CACR_DCINVA (0x01000000)
#define MCF5XXX_CACR_DIDI (0x00800000)
#define MCF5XXX_CACR_DDSP (0x00800000)
#define MCF5XXX_CACR_DISD (0x00400000)
#define MCF5XXX_CACR_INVI (0x00200000)
#define MCF5XXX_CACR_INVD (0x00100000)
#define MCF5XXX_CACR_BEC (0x00080000)
#define MCF5XXX_CACR_BCINVA (0x00040000)
#define MCF5XXX_CACR_IEC (0x00008000)
#define MCF5XXX_CACR_DNFB (0x00002000)
#define MCF5XXX_CACR_IDPI (0x00001000)
#define MCF5XXX_CACR_IHLCK (0x00000800)
#define MCF5XXX_CACR_CEIB (0x00000400)
#define MCF5XXX_CACR_IDCM (0x00000400)
#define MCF5XXX_CACR_DCM_WR (0x00000000)
#define MCF5XXX_CACR_DCM_CB (0x00000100)
#define MCF5XXX_CACR_DCM_IP (0x00000200)
#define MCF5XXX_CACR_DCM (0x00000200)
#define MCF5XXX_CACR_DCM_II (0x00000300)
#define MCF5XXX_CACR_DBWE (0x00000100)
#define MCF5XXX_CACR_ICINVA (0x00000100)
#define MCF5XXX_CACR_IDSP (0x00000080)
#define MCF5XXX_CACR_DWP (0x00000020)
#define MCF5XXX_CACR_EUSP (0x00000020)
#define MCF5XXX_CACR_EUST (0x00000020)
#define MCF5XXX_CACR_DF (0x00000010)
#define MCF5XXX_CACR_CLNF_00 (0x00000000)
#define MCF5XXX_CACR_CLNF_01 (0x00000002)
#define MCF5XXX_CACR_CLNF_10 (0x00000004)
#define MCF5XXX_CACR_CLNF_11 (0x00000006)
#define MCF5XXX_ACR_AB(a) ((a)&0xFF000000)
#define MCF5XXX_ACR_AM(a) (((a)&0xFF000000) >> 8)
#define MCF5XXX_ACR_EN (0x00008000)
#define MCF5XXX_ACR_SM_USER (0x00000000)
#define MCF5XXX_ACR_SM_SUPER (0x00002000)
#define MCF5XXX_ACR_SM_IGNORE (0x00006000)
#define MCF5XXX_ACR_ENIB (0x00000080)
#define MCF5XXX_ACR_CM (0x00000040)
#define MCF5XXX_ACR_DCM_WR (0x00000000)
#define MCF5XXX_ACR_DCM_CB (0x00000020)
#define MCF5XXX_ACR_DCM_IP (0x00000040)
#define MCF5XXX_ACR_DCM_II (0x00000060)
#define MCF5XXX_ACR_CM (0x00000040)
#define MCF5XXX_ACR_BWE (0x00000020)
#define MCF5XXX_ACR_WP (0x00000004)
#define MCF5XXX_RAMBAR_BA(a) ((a)&0xFFFFC000)
#define MCF5XXX_RAMBAR_PRI_00 (0x00000000)
#define MCF5XXX_RAMBAR_PRI_01 (0x00004000)
#define MCF5XXX_RAMBAR_PRI_10 (0x00008000)
#define MCF5XXX_RAMBAR_PRI_11 (0x0000C000)
#define MCF5XXX_RAMBAR_WP (0x00000100)
#define MCF5XXX_RAMBAR_CI (0x00000020)
#define MCF5XXX_RAMBAR_SC (0x00000010)
#define MCF5XXX_RAMBAR_SD (0x00000008)
#define MCF5XXX_RAMBAR_UC (0x00000004)
#define MCF5XXX_RAMBAR_UD (0x00000002)
#define MCF5XXX_RAMBAR_V (0x00000001)
/* Read macros for D0/D1 reset values */
#define MCF5XXX_D0_PF(x) (((x)&0xFF000000)>>24)
#define MCF5XXX_D0_VER(x) (((x)&0x00F00000)>>20)
#define MCF5XXX_D0_REV(x) (((x)&0x000F0000)>>16)
#define MCF5XXX_D0_MAC(x) ((x)&0x00008000)
#define MCF5XXX_D0_DIV(x) ((x)&0x00004000)
#define MCF5XXX_D0_EMAC(x) ((x)&0x00002000)
#define MCF5XXX_D0_FPU(x) ((x)&0x00001000)
#define MCF5XXX_D0_MMU(x) ((x)&0x00000800)
#define MCF5XXX_D0_ISA(x) (((x)&0x000000F0)>>4)
#define MCF5XXX_D0_DEBUG(x) (((x)&0x0000000F)>>0)
#define MCF5XXX_D1_CL(x) (((x)&0xC0000000)>>30)
#define MCF5XXX_D1_ICA(x) (((x)&0x30000000)>>28)
#define MCF5XXX_D1_ICSIZ(x) (((x)&0x0F000000)>>24)
#define MCF5XXX_D1_RAM0SIZ(x) (((x)&0x00F00000)>>20)
#define MCF5XXX_D1_ROM0SIZ(x) (((x)&0x000F0000)>>16)
#define MCF5XXX_D1_BUSW(x) (((x)&0x0000C000)>>14)
#define MCF5XXX_D1_DCA(x) (((x)&0x00003000)>>12)
#define MCF5XXX_D1_DCSIZ(x) (((x)&0x00000F00)>>8)
#define MCF5XXX_D1_RAM1SIZ(x) (((x)&0x000000F0)>>4)
#define MCF5XXX_D1_ROM1SIZ(x) (((x)&0x0000000F)>>0)
/***********************************************************************/
/*
* The ColdFire family of processors has a simplified exception stack
* frame that looks like the following:
*
* 3322222222221111 111111
* 1098765432109876 5432109876543210
* 8 +----------------+----------------+
* | Program Counter |
* 4 +----------------+----------------+
* |FS/Fmt/Vector/FS| SR |
* SP --> 0 +----------------+----------------+
*
* The stack self-aligns to a 4-byte boundary at an exception, with
* the FS/Fmt/Vector/FS field indicating the size of the adjustment
* (SP += 0,1,2,3 bytes).
*/
#define MCF5XXX_RD_SF_FORMAT(PTR) \
((*((uint16 *)(PTR)) >> 12) & 0x00FF)
#define MCF5XXX_RD_SF_VECTOR(PTR) \
((*((uint16 *)(PTR)) >> 2) & 0x00FF)
#define MCF5XXX_RD_SF_FS(PTR) \
( ((*((uint16 *)(PTR)) & 0x0C00) >> 8) | (*((uint16 *)(PTR)) & 0x0003) )
#define MCF5XXX_SF_SR(PTR) *((uint16 *)(PTR)+1)
#define MCF5XXX_SF_PC(PTR) *((uint32 *)(PTR)+1)
/********************************************************************/
/*
* Functions provided by mcf5xxx_lo.s
*/
int asm_set_ipl(uint32);
void mcf5xxx_wr_cacr(uint32);
void mcf5xxx_wr_asid(uint32);
void mcf5xxx_wr_acr0(uint32);
void mcf5xxx_wr_acr1(uint32);
void mcf5xxx_wr_acr2(uint32);
void mcf5xxx_wr_acr3(uint32);
void mcf5xxx_wr_mmubar(uint32);
void mcf5xxx_wr_other_a7(uint32);
void mcf5xxx_wr_vbr(uint32);
void mcf5xxx_wr_macsr(uint32);
void mcf5xxx_wr_mask(uint32);
void mcf5xxx_wr_acc0(uint32);
void mcf5xxx_wr_accext01(uint32);
void mcf5xxx_wr_accext23(uint32);
void mcf5xxx_wr_acc1(uint32);
void mcf5xxx_wr_acc2(uint32);
void mcf5xxx_wr_acc3(uint32);
void mcf5xxx_wr_sr(uint32);
void mcf5xxx_wr_pc(uint32);
void mcf5xxx_wr_rombar0(uint32);
void mcf5xxx_wr_rombar1(uint32);
void mcf5xxx_wr_rambar0(uint32);
void mcf5xxx_wr_rambar1(uint32);
void mcf5xxx_wr_mpcr(uint32);
void mcf5xxx_wr_secmbar(uint32);
void mcf5xxx_wr_mbar(uint32);
/********************************************************************/
/*
* Now do specific ColdFire processor
*/
#if (defined(CPU_MCF5202))
#include "mcf5202.h"
#elif (defined(CPU_MCF5204))
#include "mcf5204.h"
#elif (defined(CPU_MCF5206) || \
defined(CPU_MCF5206e))
#include "mcf5206.h"
#elif (defined(CPU_MCF5208) || \
defined(CPU_MCF5207))
#include "mcf5208.h"
#elif (defined(CPU_MCF5211) || \
defined(CPU_MCF5212) || \
defined(CPU_MCF5213))
#include "mcf5213.h"
#elif (defined(CPU_MCF523X))
#include "mcf523x.h"
#elif (defined(CPU_MCF5271))
#include "mcf5271.h"
#elif (defined(CPU_MCF5275))
#include "mcf5275.h"
#elif (defined(CPU_MCF5249))
#include "mcf5249.h"
#elif (defined(CPU_MCF5272))
#include "mcf5272.h"
#elif (defined(CPU_MCF5282))
#include "mcf5282.h"
#elif (defined(CPU_MCF5307) || \
defined(CPU_MCF5307j20))
#include "mcf5307.h"
#elif (defined(CPU_MCF532X))
#include "mcf532x.h"
#elif (defined(CPU_MCF5407))
#include "mcf5407.h"
#elif (defined(CPU_MCF5470) || \
defined(CPU_MCF5471) || \
defined(CPU_MCF5472) || \
defined(CPU_MCF5473) || \
defined(CPU_MCF5474) || \
defined(CPU_MCF5475) || \
defined(CPU_MCF547X) || \
defined(CPU_MCF5480) || \
defined(CPU_MCF5481) || \
defined(CPU_MCF5482) || \
defined(CPU_MCF5483) || \
defined(CPU_MCF5484) || \
defined(CPU_MCF5485) || \
defined(CPU_MCF548X))
#include "mcf548x.h"
#else
#error "Error: Unsuported ColdFire processor"
#endif
/********************************************************************/
#endif /* _CPU_MCF5XXX_H */
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -