fp.vhd

来自「密码锁程序`第一次上传的`希望大家多多下载多多指点」· VHDL 代码 · 共 20 行

--FP.VHD
LIBRARY IEEE; 
USE IEEE.STD_LOGIC_1164.ALL; 
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY FP IS
  PORT(CLK: IN STD_LOGIC; 
	   CLK_1K: OUT STD_LOGIC); 
	END ENTITY FP ; 
ARCHITECTURE KILLONESELF OF FP IS
SIGNAL TEMP:STD_LOGIC_VECTOR(15 DOWNTO 0);
  BEGIN
  PROCESS (CLK)
    BEGIN
	  IF CLK'EVENT AND CLK='1' THEN
	      TEMP<=TEMP+1;
   END IF ; 
  END PROCESS ; 
   CLK_1K<=TEMP(15);
END ARCHITECTURE KILLONESELF;