⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 wifi_lib.mdl

📁 matlab无线通信协议wifi仿真工具箱
💻 MDL
📖 第 1 页 / 共 5 页
字号:
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nLogical Operator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [150, 0; 0, -50]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Bitwise\nLogical Operator"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  Name			  "bit 0"
		  Labels		  [0, 0]
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bit 4"
	      Ports		      [1, 1]
	      Position		      [150, 132, 205, 148]
	      ShowName		      off
	      TreatAsAtomicUnit	      off
	      Port {
		PortNumber		1
		Name			"bit 4"
		PropagatedSignals	"bit 0"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	      System {
		Name			"bit 4"
		Location		[389, 415, 952, 643]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nLogical Operator"
		  Ports			  [1, 1]
		  Position		  [160, 32, 195, 68]
		  ShowName		  off
		  SourceBlock		  "simulink3/Math/Bitwise\nLogical Ope"
"rator"
		  SourceType		  "BitwiseOperator"
		  Operator		  "AND"
		  Operand2		  "16"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  Position		  [180, 97, 220, 123]
		  ShowName		  off
		  Value			  "0"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [85, 36, 140, 64]
		  ShowName		  off
		  DataType		  "uint8"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  Position		  [295, 36, 350, 64]
		  ShowName		  off
		  DataType		  "double"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  Position		  [390, 44, 405, 71]
		  ShowName		  off
		  Operator		  ">"
		  Port {
		    PortNumber		    1
		    Name		    "bit 0"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [475, 48, 505, 62]
		}
		Line {
		  Name			  "bit 0"
		  Labels		  [0, 0]
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bitwise\nLogical Operator"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [150, 0; 0, -50]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nLogical Operator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bit 5"
	      Ports		      [1, 1]
	      Position		      [150, 157, 205, 173]
	      ShowName		      off
	      TreatAsAtomicUnit	      off
	      Port {
		PortNumber		1
		Name			"bit 5"
		PropagatedSignals	"bit 0"
		TestPoint		off
		LinearAnalysisOutput	off
		LinearAnalysisInput	off
		RTWStorageClass		"Auto"
		DataLogging		off
		DataLoggingNameMode	"SignalName"
		DataLoggingDecimateData	off
		DataLoggingDecimation	"2"
		DataLoggingLimitDataPoints off
		DataLoggingMaxPoints	"5000"
	      }
	      System {
		Name			"bit 5"
		Location		[389, 415, 952, 643]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nLogical Operator"
		  Ports			  [1, 1]
		  Position		  [200, 32, 235, 68]
		  ShowName		  off
		  SourceBlock		  "simulink3/Math/Bitwise\nLogical Ope"
"rator"
		  SourceType		  "BitwiseOperator"
		  Operator		  "AND"
		  Operand2		  "32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant1"
		  Position		  [180, 97, 220, 123]
		  ShowName		  off
		  Value			  "0"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [85, 36, 140, 64]
		  ShowName		  off
		  DataType		  "uint8"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion1"
		  Position		  [295, 36, 350, 64]
		  ShowName		  off
		  DataType		  "double"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  Position		  [390, 44, 405, 71]
		  ShowName		  off
		  Operator		  ">"
		  Port {
		    PortNumber		    1
		    Name		    "bit 0"
		    TestPoint		    off
		    LinearAnalysisOutput    off
		    LinearAnalysisInput	    off
		    RTWStorageClass	    "Auto"
		    DataLogging		    off
		    DataLoggingNameMode	    "SignalName"
		    DataLoggingDecimateData off
		    DataLoggingDecimation   "2"
		    DataLoggingLimitDataPoints off
		    DataLoggingMaxPoints    "5000"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [475, 53, 505, 67]
		}
		Line {
		  SrcBlock		  "Data Type Conversion1"
		  SrcPort		  1
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nLogical Operator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [150, 0; 0, -50]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Bitwise\nLogical Operator"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion1"
		  DstPort		  1
		}
		Line {
		  Name			  "bit 0"
		  Labels		  [0, 0]
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [440, 98, 470, 112]
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 25]
		Branch {
		  Points		  [0, 25]
		  Branch {
		    Points		    [0, 25]
		    Branch {
		    Points		    [0, 25]
		    Branch {
		    DstBlock		    "bit 4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "bit 5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "bit 3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "bit 2"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "bit 1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"bit 0"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "bit 0"
	      Labels		      [0, 0]
	      SrcBlock		      "bit 0"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "bit 1"
	      Labels		      [0, 0]
	      SrcBlock		      "bit 1"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation1"
	      DstPort		      2
	    }
	    Line {
	      Name		      "bit 2"
	      Labels		      [0, 0]
	      SrcBlock		      "bit 2"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation1"
	      DstPort		      3
	    }
	    Line {
	      Name		      "bit 3"
	      Labels		      [0, 0]
	      SrcBlock		      "bit 3"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation1"
	      DstPort		      4
	    }
	    Line {
	      Name		      "bit 4"
	      Labels		      [0, 0]
	      SrcBlock		      "bit 4"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation1"
	      DstPort		      5
	    }
	    Line {
	      Name		      "bit 5"
	      Labels		      [0, 0]
	      SrcBlock		      "bit 5"
	      SrcPort		      1
	      DstBlock		      "Matrix\nConcatenation1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Matrix\nConcatenation1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation1"
	  Ports			  [2, 1]
	  Position		  [800, 245, 805, 425]
	  ShowName		  off
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "2"
	  catMethod		  "Vertical"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation3"
	  Ports			  [2, 1]
	  Position		  [895, 89, 900, 416]
	  ShowName		  off
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "2"
	  catMethod		  "Vertical"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PLCP demod"
	  Ports			  [1, 1]
	  Position		  [585, 150, 680, 190]
	  AttributesFormatString  "%<BlockChoice>"
	  BlockChoice		  "PLCP demod for long preamble"
	  TemplateBlock		  "WiFi_lib/PLCP demod"
	  MemberBlocks		  "PLCP demod for long preamble,PLCP demod for"
" short preamble"
	  TreatAsAtomicUnit	  off
	  Port {
	    PortNumber		    1
	    Name		    "PLCP"
	    TestPoint		    off
	    LinearAnalysisOutput    off
	    LinearAnalysisInput	    off
	    RTWStorageClass	    "Auto"
	    DataLogging		    off
	    DataLoggingNameMode	    "SignalName"
	    DataLoggingDecimateData off
	    DataLoggingDecimation   "2"
	    DataLoggingLimitDataPoints off
	    DataLoggingMaxPoints    "5000"
	  }
	  System {
	    Name		    "PLCP demod"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [20, 40, 40, 60]
	      ForegroundColor	      "yellow"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PLCP demod\nfor long preamble"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      SourceBlock	      "WiFi_lib/PLCP demod\nfor long preamble"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      on
	      Permissions	      "ReadWrite"
	      TreatAsAtomicUnit	      off
	      RTWSystemCode	      "Auto"
	      RTWFcnNameOpts	      "Auto"
	      RTWFileNameOpts	      "Auto"
	      SimViewingDevice	      off
	      DataTypeOverride	      "UseLocalSettings"
	      MinMaxOverflowLogging   "UseLocalSettings"
	    }
	    Block {

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -