📄 cnt6.fit.rpt
字号:
; seg7_1:u2|i[3]~89 ; 1 ;
; seg7_1:u2|Mux~123 ; 1 ;
; seg7_1:u2|i[3]~82 ; 1 ;
; clk~6 ; 1 ;
; btn2~2 ; 1 ;
+-----------------------+---------+
+-----------------------------------------------+
; Interconnect Usage Summary ;
+----------------------------+------------------+
; Interconnect Resource Type ; Usage ;
+----------------------------+------------------+
; Output enables ; 0 / 6 ( 0 % ) ;
; PIA buffers ; 21 / 288 ( 7 % ) ;
; PIAs ; 21 / 288 ( 7 % ) ;
+----------------------------+------------------+
+----------------------------------------------------------------------------+
; LAB External Interconnect ;
+----------------------------------------------+-----------------------------+
; LAB External Interconnects (Average = 2.63) ; Number of LABs (Total = 4) ;
+----------------------------------------------+-----------------------------+
; 0 ; 4 ;
; 1 ; 0 ;
; 2 ; 0 ;
; 3 ; 1 ;
; 4 ; 2 ;
; 5 ; 0 ;
; 6 ; 0 ;
; 7 ; 0 ;
; 8 ; 0 ;
; 9 ; 0 ;
; 10 ; 1 ;
+----------------------------------------------+-----------------------------+
+----------------------------------------------------------------------+
; LAB Macrocells ;
+----------------------------------------+-----------------------------+
; Number of Macrocells (Average = 3.38) ; Number of LABs (Total = 4) ;
+----------------------------------------+-----------------------------+
; 0 ; 4 ;
; 1 ; 0 ;
; 2 ; 0 ;
; 3 ; 0 ;
; 4 ; 1 ;
; 5 ; 2 ;
; 6 ; 0 ;
; 7 ; 0 ;
; 8 ; 0 ;
; 9 ; 0 ;
; 10 ; 0 ;
; 11 ; 0 ;
; 12 ; 0 ;
; 13 ; 1 ;
+----------------------------------------+-----------------------------+
+---------------------------------------------------------+
; Parallel Expander ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0 ; 0 ;
; 1 ; 6 ;
+--------------------------+------------------------------+
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection ;
+-----+------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input ; Output ;
+-----+------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A ; LC6 ; cnt6:u1|count[2], cnt6:u1|count[0], cnt6:u1|count[1] ; lcd[1] ;
; A ; LC3 ; cnt6:u1|count[1], cnt6:u1|count[0], cnt6:u1|count[2] ; lcd[3] ;
; A ; LC5 ; cnt6:u1|count[2], cnt6:u1|count[0] ; lcd[2] ;
; A ; LC8 ; cnt6:u1|count[2], cnt6:u1|count[1] ; lcd[0] ;
; B ; LC17 ; cnt6:u1|count[0], cnt6:u1|count[2], seg7_1:u2|cat0[5]~50, cnt6:u1|count[1] ; seg7_1:u2|cat0[5]~50 ;
; B ; LC18 ; seg7_1:u2|cat0[5]~79, seg7_1:u2|cat0[5]~50, cnt6:u1|count[2], cnt6:u1|count[1] ; seg7_1:u2|cat0[5]~50, seg7_1:u2|cat0[5]~79, seg7_1:u2|cat0[5]~108 ;
; B ; LC27 ; cnt6:u1|count[1], cnt6:u1|count[0], cnt6:u1|count[2] ; lcd[5] ;
; B ; LC29 ; cnt6:u1|count[2], cnt6:u1|count[0], cnt6:u1|count[1] ; lcd[4] ;
; B ; LC25 ; cnt6:u1|count[2], cnt6:u1|count[1], cnt6:u1|count[0] ; lcd[6] ;
; C ; LC38 ; clk, cnt6:u1|count[2], cnt6:u1|count[1], cnt6:u1|count[0], btn2 ; cnt6:u1|count[2], seg7_1:u2|i[3]~82, seg7_1:u2|i[3]~89, cnt6:u1|count[1], cnt[1], seg7_1:u2|i[0]~91, seg7_1:u2|i[4]~96, seg7_1:u2|i[1]~99, seg7_1:u2|i[5]~103, seg7_1:u2|cat0[5]~50, seg7_1:u2|cat0[4]~54, seg7_1:u2|cat0[3]~58, seg7_1:u2|cat0[1]~66, seg7_1:u2|cat0[0]~70, seg7_1:u2|cat0[5]~79, seg7_1:u2|cat0[4]~84, seg7_1:u2|cat0[3]~92, seg7_1:u2|cat0[2]~62, seg7_1:u2|cat0[2]~97, seg7_1:u2|cat0[1]~102, seg7_1:u2|cat0[0]~107 ;
; C ; LC40 ; clk, cnt6:u1|count[2], cnt6:u1|count[1], cnt6:u1|count[0], btn2 ; cnt6:u1|count[2], cnt[2], seg7_1:u2|i[3]~82, seg7_1:u2|Mux~123, seg7_1:u2|i[3]~89, cnt6:u1|count[1], seg7_1:u2|i[0]~91, seg7_1:u2|i[4]~96, seg7_1:u2|i[1]~99, seg7_1:u2|i[5]~103, seg7_1:u2|cat0[5]~50, seg7_1:u2|cat0[5]~79, seg7_1:u2|cat0[4]~54, seg7_1:u2|cat0[4]~84, seg7_1:u2|cat0[3]~58, seg7_1:u2|cat0[2]~62, seg7_1:u2|cat0[1]~66, seg7_1:u2|cat0[1]~102, seg7_1:u2|cat0[0]~70, seg7_1:u2|cat0[0]~107 ;
; C ; LC37 ; clk, btn2 ; cnt[0], cnt6:u1|count[2], seg7_1:u2|i[3]~82, seg7_1:u2|Mux~123, seg7_1:u2|i[3]~89, cnt6:u1|count[1], seg7_1:u2|i[4]~96, seg7_1:u2|i[1]~99, seg7_1:u2|i[5]~103, seg7_1:u2|cat0[5]~79, seg7_1:u2|cat0[4]~54, seg7_1:u2|cat0[4]~84, seg7_1:u2|cat0[3]~58, seg7_1:u2|cat0[3]~92, seg7_1:u2|cat0[2]~62, seg7_1:u2|cat0[2]~97, seg7_1:u2|cat0[1]~66, seg7_1:u2|cat0[1]~102, seg7_1:u2|cat0[0]~70, seg7_1:u2|cat0[0]~107 ;
; C ; LC43 ; ; cnt[3] ;
; C ; LC45 ; btn2 ; ld1 ;
; D ; LC57 ; seg7_1:u2|cat0[1]~66 ; cat[1] ;
; D ; LC49 ; seg7_1:u2|cat0[5]~50 ; cat[5] ;
; D ; LC58 ; cnt6:u1|count[1], cnt6:u1|count[2], cnt6:u1|count[0] ; seg7_1:u2|cat0[0]~70 ;
; D ; LC62 ; cnt6:u1|count[1], cnt6:u1|count[2], cnt6:u1|count[0] ; seg7_1:u2|cat0[1]~66 ;
; D ; LC55 ; cnt6:u1|count[1], cnt6:u1|count[0] ; seg7_1:u2|cat0[2]~62 ;
; D ; LC52 ; cnt6:u1|count[0], seg7_1:u2|cat0[3]~58, cnt6:u1|count[1] ; seg7_1:u2|cat0[3]~58 ;
; D ; LC50 ; cnt6:u1|count[1], seg7_1:u2|cat0[4]~54, cnt6:u1|count[0], cnt6:u1|count[2] ; seg7_1:u2|cat0[4]~54 ;
; D ; LC59 ; seg7_1:u2|cat0[0]~107, seg7_1:u2|cat0[0]~70, cnt6:u1|count[2], cnt6:u1|count[1], cnt6:u1|count[0] ; seg7_1:u2|cat0[0]~70, cat[0] ;
; D ; LC63 ; seg7_1:u2|cat0[1]~102, seg7_1:u2|cat0[1]~66, cnt6:u1|count[2], cnt6:u1|count[1], cnt6:u1|count[0] ; seg7_1:u2|cat0[1]~66, seg7_1:u2|cat0[1]~109 ;
; D ; LC56 ; seg7_1:u2|cat0[2]~97, seg7_1:u2|cat0[2]~62, cnt6:u1|count[1], cnt6:u1|count[2], cnt6:u1|count[0] ; seg7_1:u2|cat0[2]~62, cat[2] ;
; D ; LC53 ; seg7_1:u2|cat0[3]~92, seg7_1:u2|cat0[3]~58, cnt6:u1|count[2], cnt6:u1|count[1], cnt6:u1|count[0] ; seg7_1:u2|cat0[3]~58, cat[3], seg7_1:u2|cat0[3]~92 ;
; D ; LC51 ; seg7_1:u2|cat0[4]~84, seg7_1:u2|cat0[4]~54, cnt6:u1|count[2], cnt6:u1|count[1], cnt6:u1|count[0] ; seg7_1:u2|cat0[4]~54, cat[4], seg7_1:u2|cat0[4]~84 ;
; D ; LC61 ; clk ; ld8 ;
+-----+------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
Info: Version 4.1 Build 181 06/29/2004 SJ Full Version
Info: Processing started: Wed Apr 26 20:21:30 2006
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off main1 -c cnt6
Info: Selected device EPM7128SLC84-15 for design cnt6
Warning: Macrocell buffer inserted after node seg7_1:u2|cat0[5]~50
Warning: Macrocell buffer inserted after node seg7_1:u2|cat0[1]~66
Info: Quartus II Fitter was successful. 0 errors, 2 warnings
Info: Processing ended: Wed Apr 26 20:21:31 2006
Info: Elapsed time: 00:00:00
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -