📄 tran.rpt
字号:
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
R R R R R R R R R R R R R R R R R R
E E E E E E E E E E E E E E E E E E
S S S S S S G G G G V S S S S S S S S S S S S
E E E E E G V G E N N N N C E E E E E E V E E E E E E
R R R R R N C N R D D D D C R R R R R R C R R R R R R
V V V V V D C D V I I I I I V V V V V / V C V V V V V V
E E E E E I D D D D I D D D D I E N N N N N E E E E E W E I E E E E E E
D D D D D O 7 6 5 4 O 3 2 1 0 O D T T T T T D D D D D R D O D D D D D D
--------------------------------------------------------------------------_
/ 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110 |_
/ 143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109 |
#TCK | 1 108 | ^DATA0
^CONF_DONE | 2 107 | ^DCLK
^nCEO | 3 106 | ^nCE
#TDO | 4 105 | #TDI
VCCIO | 5 104 | GNDIO
VCCINT | 6 103 | GNDINT
RESERVED | 7 102 | RESERVED
RESERVED | 8 101 | RESERVED
RESERVED | 9 100 | RESERVED
RESERVED | 10 99 | RESERVED
RESERVED | 11 98 | RESERVED
RESERVED | 12 97 | RESERVED
RESERVED | 13 96 | RESERVED
RESERVED | 14 95 | RESERVED
GNDIO | 15 94 | VCCIO
GNDINT | 16 93 | VCCINT
RESERVED | 17 92 | RESERVED
RESERVED | 18 91 | RESERVED
RESERVED | 19 EPF10K20TC144-3 90 | RESERVED
RESERVED | 20 89 | RESERVED
RESERVED | 21 88 | FD3
RESERVED | 22 87 | RESERVED
RESERVED | 23 86 | FD2
VCCIO | 24 85 | GNDIO
VCCINT | 25 84 | GNDINT
RESERVED | 26 83 | RESERVED
RESERVED | 27 82 | FD1
RESERVED | 28 81 | RESERVED
RESERVED | 29 80 | FD0
RESERVED | 30 79 | C
RESERVED | 31 78 | RESERVED
RESERVED | 32 77 | ^MSEL0
RESERVED | 33 76 | ^MSEL1
#TMS | 34 75 | VCCINT
^nSTATUS | 35 74 | ^nCONFIG
RESERVED | 36 73 | RESERVED
| 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 _|
\ 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 |
\---------------------------------------------------------------------------
R R R G R R R R V R R R R G R V V / C G G G R R V R R R R G R R R R V R
E E E N E E E E C E E E E N E C C C L N N N E E C E E E E N E E E E C E
S S S D S S S S C S S S S D S C C L K D D D S S C S S S S D S S S S C S
E E E I E E E E I E E E E I E I I R I I I E E I E E E E I E E E E I E
R R R O R R R R O R R R R O R N N N N N R R O R R R R O R R R R O R
V V V V V V V V V V V V T T T T T V V V V V V V V V V V
E E E E E E E E E E E E E E E E E E E E E E E
D D D D D D D D D D D D D D D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: e:\work\maxplus\tran\tran.rpt
tran
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
E23 8/ 8(100%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 8/22( 36%)
F11 6/ 8( 75%) 0/ 8( 0%) 1/ 8( 12%) 2/2 1/2 1/22( 4%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 2/6 ( 33%)
Total I/O pins used: 14/96 ( 14%)
Total logic cells used: 14/1152 ( 1%)
Total embedded cells used: 0/48 ( 0%)
Total EABs used: 0/6 ( 0%)
Average fan-in: 2.78/4 ( 69%)
Total fan-in: 39/4608 ( 0%)
Total input pins required: 11
Total input I/O cell registers required: 0
Total output pins required: 5
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 14
Total flipflops required: 6
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 4/1152 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
B: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
D: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
E: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 8/0
F: 0 0 0 0 0 0 0 0 0 0 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6/0
Total: 0 0 0 0 0 0 0 0 0 0 6 0 0 0 0 0 0 0 0 0 0 0 0 8 0 14/0
Device-Specific Information: e:\work\maxplus\tran\tran.rpt
tran
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
55 - - - -- INPUT G 0 0 0 0 CLK
54 - - - -- INPUT G 0 0 0 0 /CLR
130 - - - 15 INPUT 0 0 0 2 D0
131 - - - 16 INPUT 0 0 0 2 D1
132 - - - 16 INPUT 0 0 0 2 D2
133 - - - 18 INPUT 0 0 0 2 D3
135 - - - 19 INPUT 0 0 0 3 D4
136 - - - 20 INPUT 0 0 0 3 D5
137 - - - 20 INPUT 0 0 0 3 D6
138 - - - 21 INPUT 0 0 0 3 D7
117 - - - 05 INPUT 0 0 0 5 /WR
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: e:\work\maxplus\tran\tran.rpt
tran
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
79 - - F -- OUTPUT 0 1 0 0 C
80 - - F -- OUTPUT 0 1 0 0 FD0
82 - - E -- OUTPUT 0 1 0 0 FD1
86 - - E -- OUTPUT 0 1 0 0 FD2
88 - - D -- OUTPUT 0 1 0 0 FD3
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: e:\work\maxplus\tran\tran.rpt
tran
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 5 - E 23 OR2 s 3 0 0 1 |fec:2|fec-1:18|8and:22|OUT~1 (|fec:2|fec-1:18|8and:22|~38~1)
- 8 - E 23 OR2 2 1 1 0 |fec:2|fec-1:18|8and:22|OUT (|fec:2|fec-1:18|8and:22|:38)
- 1 - E 23 OR2 s 3 0 0 1 |fec:2|fec-1:18|8and:23|OUT~1 (|fec:2|fec-1:18|8and:23|~38~1)
- 2 - E 23 OR2 2 1 1 0 |fec:2|fec-1:18|8and:23|OUT (|fec:2|fec-1:18|8and:23|:38)
- 6 - E 23 OR2 s 3 0 0 1 |fec:2|fec-1:18|8and:24|OUT~1 (|fec:2|fec-1:18|8and:24|~38~1)
- 3 - E 23 OR2 2 1 1 0 |fec:2|fec-1:18|8and:24|OUT (|fec:2|fec-1:18|8and:24|:38)
- 7 - E 23 OR2 s 3 0 0 1 |fec:2|fec-1:18|8and:25|OUT~1 (|fec:2|fec-1:18|8and:25|~38~1)
- 4 - E 23 OR2 2 1 1 0 |fec:2|fec-1:18|8and:25|OUT (|fec:2|fec-1:18|8and:25|:38)
- 4 - F 11 DFFE + 0 1 1 0 |74161ca2:183|c_clk (|74161ca2:183|:13)
- 6 - F 11 DFFE 1 4 0 1 |74161ca2:183|74161ca:1|C (|74161ca2:183|74161ca:1|:1)
- 2 - F 11 DFFE 1 0 0 4 |74161ca2:183|74161ca:1|74161:9|f74161:sub|QA (|74161ca2:183|74161ca:1|74161:9|f74161:sub|:9)
- 1 - F 11 DFFE 1 1 0 3 |74161ca2:183|74161ca:1|74161:9|f74161:sub|QB (|74161ca2:183|74161ca:1|74161:9|f74161:sub|:87)
- 3 - F 11 DFFE 1 2 0 2 |74161ca2:183|74161ca:1|74161:9|f74161:sub|QC (|74161ca2:183|74161ca:1|74161:9|f74161:sub|:99)
- 5 - F 11 DFFE 1 3 0 1 |74161ca2:183|74161ca:1|74161:9|f74161:sub|QD (|74161ca2:183|74161ca:1|74161:9|f74161:sub|:110)
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: e:\work\maxplus\tran\tran.rpt
tran
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
B: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
C: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
D: 1/ 96( 1%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
E: 3/ 96( 3%) 0/ 48( 0%) 7/ 48( 14%) 0/16( 0%) 2/16( 12%) 0/16( 0%)
F: 1/ 96( 1%) 2/ 48( 4%) 0/ 48( 0%) 0/16( 0%) 2/16( 12%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
04: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -