interleave.rpt

在Maxplus软件平台开发的

Project Information                             e:\work\20\tran\interleave.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 02/25/2003 17:40:54

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was unsuccessful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

interleave
      EPF10K20TC144-3      15     192    0     0               384       No Fit

User Pins:                 15     192    0  



Project Information                             e:\work\20\tran\interleave.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Error: Project does not fit in specified device(s)
Error: No fit found, generating Report File

(See individual chip error summaries for additional information)

Project Information                             e:\work\20\tran\interleave.rpt

** FILE HIERARCHY **



|16bitshift:46|
|16bitshift:46|74595a:19|
|16bitshift:46|74595a:20|
|16bitshift:56|
|16bitshift:56|74595a:19|
|16bitshift:56|74595a:20|
|16bitshift:47|
|16bitshift:47|74595a:19|
|16bitshift:47|74595a:20|
|16bitshift:48|
|16bitshift:48|74595a:19|
|16bitshift:48|74595a:20|
|16bitshift:49|
|16bitshift:49|74595a:19|
|16bitshift:49|74595a:20|
|16bitshift:50|
|16bitshift:50|74595a:19|
|16bitshift:50|74595a:20|
|16bitshift:52|
|16bitshift:52|74595a:19|
|16bitshift:52|74595a:20|
|16bitshift:53|
|16bitshift:53|74595a:19|
|16bitshift:53|74595a:20|
|16bitshift:54|
|16bitshift:54|74595a:19|
|16bitshift:54|74595a:20|
|16bitshift:55|
|16bitshift:55|74595a:19|
|16bitshift:55|74595a:20|
|16bitshift:57|
|16bitshift:57|74595a:19|
|16bitshift:57|74595a:20|
|16bitshift:58|
|16bitshift:58|74595a:19|
|16bitshift:58|74595a:20|


Device-Specific Information:                    e:\work\20\tran\interleave.rpt
interleave

***** Logic for device 'interleave' contains errors -- see ERROR SUMMARY.




Device: EPF10K20TC144-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF



Device-Specific Information:                    e:\work\20\tran\interleave.rpt
interleave

** ERROR SUMMARY **

Error: Project requires too many (192/96) output pins


Device-Specific Information:                    e:\work\20\tran\interleave.rpt
interleave

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 0/6      (  0%)
Total I/O pins used:                             0/96     (  0%)
Total logic cells used:                          0/1152   (  0%)
Total embedded cells used:                       0/48     (  0%)
Total EABs used:                                 0/6      (  0%)
Average fan-in:                                 1.00/4    ( 25%)
Total fan-in:                                 384/4608    (  8%)

Total input pins required:                      15
Total input I/O cell registers required:         0