429_enc_dec.tan.summary

Quartus开发环境下开发的Arinc 429总线收发器工程

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 2.516 ns
From           : rst_n
To             : lpm_fifo0:inst9|dcfifo:dcfifo_component|dcfifo_vos:auto_generated|a_graycounter_aq5:rdptr_g1p|power_modified_counter_values[4]
From Clock     : 
To Clock       : rdclk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 19.960 ns
From           : lpm_fifo0:inst9|dcfifo:dcfifo_component|dcfifo_vos:auto_generated|dffpipe_er2:ws_bwp|dffe4a[0]~13
To             : wrusedw[4]
From Clock     : clk
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.357 ns
From           : rst_n
To             : wrclk
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 9.003 ns
From           : rst_n
To             : lpm_fifo0:inst9|dcfifo:dcfifo_component|dcfifo_vos:auto_generated|a_graycounter_5j6:wrptr_g1p|countera0
From Clock     : 
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.533 ns
From           : lpm_fifo0:inst9|dcfifo:dcfifo_component|dcfifo_vos:auto_generated|altsyncram_2hp:fifo_ram|q_b[1]
To             : q[1]
From Clock     : rdclk
To Clock       : 
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.357 ns
From           : rst_n
To             : wrclk
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : 111.459 ns
Required Time  : 8.00 MHz ( period = 125.000 ns )
Actual Time    : 73.85 MHz ( period = 13.541 ns )
From           : bit_cnt:inst7|lpm_counter:bit_counter_rtl_0|cntr_vo7:auto_generated|pre_hazard[1]
To             : bit_cnt:inst7|lpm_counter:bit_counter_rtl_0|cntr_vo7:auto_generated|pre_hazard[4]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'rdclk'
Slack          : N/A
Required Time  : None
Actual Time    : 204.42 MHz ( period = 4.892 ns )
From           : lpm_fifo0:inst9|dcfifo:dcfifo_component|dcfifo_vos:auto_generated|rdptr_g[4]
To             : lpm_fifo0:inst9|dcfifo:dcfifo_component|dcfifo_vos:auto_generated|a_graycounter_aq5:rdptr_g1p|power_modified_counter_values[4]
From Clock     : rdclk
To Clock       : rdclk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : -0.031 ns
Required Time  : 8.00 MHz ( period = 125.000 ns )
Actual Time    : N/A
From           : word_gap_timer:inst5|wg_cnt[1]
To             : word_gap_timer:inst5|wg_cnt[1]
From Clock     : clk
To Clock       : clk
Failed Paths   : 2

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2

--------------------------------------------------------------------------------------