429_enc_dec.fit.summary
来自「Quartus开发环境下开发的Arinc 429总线收发器工程」· SUMMARY 代码 · 共 14 行
SUMMARY
14 行
Flow Status : Successful - Mon Mar 17 10:43:28 2008
Quartus II Version : 4.1 Build 181 06/29/2004 SJ Full Version
Revision Name : 429_enc_dec
Top-level Entity Name : 429_enc_dec
Family : Cyclone II
Device : EP2C5Q208C7
Timing Models : Preliminary
Total logic elements : 192 / 4,608 ( 4 % )
Total registers : 165
Total pins : 81 / 142 ( 57 % )
Total memory bits : 1,024 / 119,808 ( < 1 % )
DSP block 9-bit elements : 0 / 26 ( 0 % )
Total PLLs : 0 / 2 ( 0 % )
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?