i2c_to_gpio.fit.qmsg

I2C to GPIO Port expander的Verilog HDL 程序原码

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 16:52:32 2007 " "Info: Processing started: Thu Nov 22 16:52:32 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2C_to_GPIO -c I2C_to_GPIO " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off I2C_to_GPIO -c I2C_to_GPIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2C_to_GPIO EPM240GT100C3 " "Info: Selected device EPM240GT100C3 for design \"I2C_to_GPIO\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570GT100C3 " "Info: Device EPM570GT100C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sclk Global clock " "Info: Automatically promoted some destinations of signal \"sclk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "start " "Info: Destination \"start\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 19 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stop " "Info: Destination \"stop\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 19 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 12 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "sclk " "Info: Pin \"sclk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72_cc/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72_cc/quartus/bin/pin_planner.ppl" { sclk } } } { "c:/altera/72_cc/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72_cc/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } } { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 12 -1 0 } } { "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sda Global clock " "Info: Automatically promoted some destinations of signal \"sda\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[0\]~reg0 " "Info: Destination \"GPIO_output\[0\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[1\]~reg0 " "Info: Destination \"GPIO_output\[1\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[2\]~reg0 " "Info: Destination \"GPIO_output\[2\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[3\]~reg0 " "Info: Destination \"GPIO_output\[3\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[4\]~reg0 " "Info: Destination \"GPIO_output\[4\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[5\]~reg0 " "Info: Destination \"GPIO_output\[5\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[6\]~reg0 " "Info: Destination \"GPIO_output\[6\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GPIO_output\[7\]~reg0 " "Info: Destination \"GPIO_output\[7\]~reg0\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 96 0 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "read_oper " "Info: Destination \"read_oper\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "add_is_matching~172 " "Info: Destination \"add_is_matching~172\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 11 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "sda~1 " "Info: Pin \"sda~1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72_cc/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72_cc/quartus/bin/pin_planner.ppl" { sda } } } { "c:/altera/72_cc/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72_cc/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 11 -1 0 } } { "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72_cc/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "reset " "Info: Destination \"reset\" may be non-global or may not use global clock" {  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "I2C_to_GPIO.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN494/quartus/I2C_to_GPIO.v" 23 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}