📄 pll3_waveforms.html
字号:
<html>
<head>
<title>Sample Waveforms for pll3.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file pll3.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design pll3.vhd. The design pll3.vhd has Cyclone AUTO pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 58823 ps. Output port LOCKED will go high when the PLL locks to the input clock. </P>
<CENTER><img src=pll3_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing NORMAL mode operation. </CENTER></P>
<P><FONT size=3>When input port ARESET is asserted, it will cause the LOCKED port and all CLK outputs to drop to zero. The PLL will relock to the input clock when this port is deasserted. When input port PLLENA is deasserted, it will cause the PLL to unlock, and the LOCKED port and all CLK outputs will drop to zero. </P>
<P></P>
</body>
</html>
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -