lianglu.tan.summary

该程序可是多路频率检测

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.089 ns
From           : ENA
To             : Q2[0]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.455 ns
From           : M1~reg0
To             : M1
From Clock     : DCLK1
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.398 ns
From           : DCLK1
To             : Q1[0]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'DCLK2'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 380.08 MHz ( period = 2.631 ns )
From           : X2[10]
To             : M2~reg0
From Clock     : DCLK2
To Clock       : DCLK2
Failed Paths   : 0

Type           : Clock Setup: 'DCLK1'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 380.08 MHz ( period = 2.631 ns )
From           : X1[4]
To             : M1~reg0
From Clock     : DCLK1
To Clock       : DCLK1
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 380.08 MHz ( period = 2.631 ns )
From           : Q1[0]
To             : Q1[11]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------