data_bus_buf.fit.eqn

用Verilog实现8255芯片功能

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--d_inbuf[0]$latch is d_inbuf[0]$latch at LC7_D4
--operation mode is normal

d_inbuf[0]$latch = lk_bus & (d_inbuf[0]$latch) # !lk_bus & A1L73;

--A1L4 is d_inbuf[0]$latch~3 at LC7_D4
--operation mode is normal

A1L4 = lk_bus & (d_inbuf[0]$latch) # !lk_bus & A1L73;


--d_inbuf[1]$latch is d_inbuf[1]$latch at LC5_D8
--operation mode is normal

d_inbuf[1]$latch = lk_bus & (d_inbuf[1]$latch) # !lk_bus & A1L04;

--A1L7 is d_inbuf[1]$latch~3 at LC5_D8
--operation mode is normal

A1L7 = lk_bus & (d_inbuf[1]$latch) # !lk_bus & A1L04;


--d_inbuf[2]$latch is d_inbuf[2]$latch at LC8_D4
--operation mode is normal

d_inbuf[2]$latch = lk_bus & (d_inbuf[2]$latch) # !lk_bus & A1L34;

--A1L01 is d_inbuf[2]$latch~3 at LC8_D4
--operation mode is normal

A1L01 = lk_bus & (d_inbuf[2]$latch) # !lk_bus & A1L34;


--d_inbuf[3]$latch is d_inbuf[3]$latch at LC3_D4
--operation mode is normal

d_inbuf[3]$latch = lk_bus & (d_inbuf[3]$latch) # !lk_bus & A1L64;

--A1L31 is d_inbuf[3]$latch~3 at LC3_D4
--operation mode is normal

A1L31 = lk_bus & (d_inbuf[3]$latch) # !lk_bus & A1L64;


--d_inbuf[4]$latch is d_inbuf[4]$latch at LC8_D3
--operation mode is normal

d_inbuf[4]$latch = lk_bus & (d_inbuf[4]$latch) # !lk_bus & A1L94;

--A1L61 is d_inbuf[4]$latch~3 at LC8_D3
--operation mode is normal

A1L61 = lk_bus & (d_inbuf[4]$latch) # !lk_bus & A1L94;


--d_inbuf[5]$latch is d_inbuf[5]$latch at LC4_D28
--operation mode is normal

d_inbuf[5]$latch = lk_bus & (d_inbuf[5]$latch) # !lk_bus & A1L25;

--A1L91 is d_inbuf[5]$latch~3 at LC4_D28
--operation mode is normal

A1L91 = lk_bus & (d_inbuf[5]$latch) # !lk_bus & A1L25;


--d_inbuf[6]$latch is d_inbuf[6]$latch at LC2_D4
--operation mode is normal

d_inbuf[6]$latch = lk_bus & (d_inbuf[6]$latch) # !lk_bus & A1L55;

--A1L22 is d_inbuf[6]$latch~3 at LC2_D4
--operation mode is normal

A1L22 = lk_bus & (d_inbuf[6]$latch) # !lk_bus & A1L55;


--d_inbuf[7]$latch is d_inbuf[7]$latch at LC4_A4
--operation mode is normal

d_inbuf[7]$latch = lk_bus & (d_inbuf[7]$latch) # !lk_bus & A1L85;

--A1L52 is d_inbuf[7]$latch~3 at LC4_A4
--operation mode is normal

A1L52 = lk_bus & (d_inbuf[7]$latch) # !lk_bus & A1L85;


--lk_bus is lk_bus at PIN_126
--operation mode is input

lk_bus = INPUT();


--d_outbuf[0] is d_outbuf[0] at PIN_124
--operation mode is input

d_outbuf[0] = INPUT();


--d_outbuf[1] is d_outbuf[1] at PIN_54
--operation mode is input

d_outbuf[1] = INPUT();


--d_outbuf[2] is d_outbuf[2] at PIN_56
--operation mode is input

d_outbuf[2] = INPUT();


--d_outbuf[3] is d_outbuf[3] at PIN_125
--operation mode is input

d_outbuf[3] = INPUT();


--d_outbuf[4] is d_outbuf[4] at PIN_55
--operation mode is input

d_outbuf[4] = INPUT();


--d_outbuf[5] is d_outbuf[5] at PIN_13
--operation mode is input

d_outbuf[5] = INPUT();


--d_outbuf[6] is d_outbuf[6] at PIN_31
--operation mode is input

d_outbuf[6] = INPUT();


--d_outbuf[7] is d_outbuf[7] at PIN_100
--operation mode is input

d_outbuf[7] = INPUT();


--d_inbuf[0] is d_inbuf[0] at PIN_88
--operation mode is output

d_inbuf[0] = OUTPUT(d_inbuf[0]$latch);


--d_inbuf[1] is d_inbuf[1] at PIN_89
--operation mode is output

d_inbuf[1] = OUTPUT(d_inbuf[1]$latch);


--d_inbuf[2] is d_inbuf[2] at PIN_90
--operation mode is output

d_inbuf[2] = OUTPUT(d_inbuf[2]$latch);


--d_inbuf[3] is d_inbuf[3] at PIN_91
--operation mode is output

d_inbuf[3] = OUTPUT(d_inbuf[3]$latch);


--d_inbuf[4] is d_inbuf[4] at PIN_112
--operation mode is output

d_inbuf[4] = OUTPUT(d_inbuf[4]$latch);


--d_inbuf[5] is d_inbuf[5] at PIN_21
--operation mode is output

d_inbuf[5] = OUTPUT(d_inbuf[5]$latch);


--d_inbuf[6] is d_inbuf[6] at PIN_20
--operation mode is output

d_inbuf[6] = OUTPUT(d_inbuf[6]$latch);


--d_inbuf[7] is d_inbuf[7] at PIN_72
--operation mode is output

d_inbuf[7] = OUTPUT(d_inbuf[7]$latch);


--A1L73 is data_bus[0]~7 at PIN_92
--operation mode is bidir

A1L73 = data_bus[0];

--data_bus[0] is data_bus[0] at PIN_92
--operation mode is bidir

data_bus[0]_tri_out = TRI(A1L83, lk_bus);
data_bus[0] = BIDIR(data_bus[0]_tri_out);


--A1L04 is data_bus[1]~6 at PIN_95
--operation mode is bidir

A1L04 = data_bus[1];

--data_bus[1] is data_bus[1] at PIN_95
--operation mode is bidir

data_bus[1]_tri_out = TRI(A1L14, lk_bus);
data_bus[1] = BIDIR(data_bus[1]_tri_out);


--A1L34 is data_bus[2]~5 at PIN_22
--operation mode is bidir

A1L34 = data_bus[2];

--data_bus[2] is data_bus[2] at PIN_22
--operation mode is bidir

data_bus[2]_tri_out = TRI(A1L44, lk_bus);
data_bus[2] = BIDIR(data_bus[2]_tri_out);


--A1L64 is data_bus[3]~4 at PIN_23
--operation mode is bidir

A1L64 = data_bus[3];

--data_bus[3] is data_bus[3] at PIN_23
--operation mode is bidir

data_bus[3]_tri_out = TRI(A1L74, lk_bus);
data_bus[3] = BIDIR(data_bus[3]_tri_out);


--A1L94 is data_bus[4]~3 at PIN_19
--operation mode is bidir

A1L94 = data_bus[4];

--data_bus[4] is data_bus[4] at PIN_19
--operation mode is bidir

data_bus[4]_tri_out = TRI(A1L05, lk_bus);
data_bus[4] = BIDIR(data_bus[4]_tri_out);


--A1L25 is data_bus[5]~2 at PIN_96
--operation mode is bidir

A1L25 = data_bus[5];

--data_bus[5] is data_bus[5] at PIN_96
--operation mode is bidir

data_bus[5]_tri_out = TRI(A1L35, lk_bus);
data_bus[5] = BIDIR(data_bus[5]_tri_out);


--A1L55 is data_bus[6]~1 at PIN_80
--operation mode is bidir

A1L55 = data_bus[6];

--data_bus[6] is data_bus[6] at PIN_80
--operation mode is bidir

data_bus[6]_tri_out = TRI(A1L65, lk_bus);
data_bus[6] = BIDIR(data_bus[6]_tri_out);


--A1L85 is data_bus[7]~0 at PIN_101
--operation mode is bidir

A1L85 = data_bus[7];

--data_bus[7] is data_bus[7] at PIN_101
--operation mode is bidir

data_bus[7]_tri_out = TRI(A1L95, lk_bus);
data_bus[7] = BIDIR(data_bus[7]_tri_out);


--A1L83 is data_bus[0]~24 at LC1_D15
--operation mode is normal

A1L83 = d_outbuf[0];


--A1L14 is data_bus[1]~25 at LC8_C18
--operation mode is normal

A1L14 = d_outbuf[1];


--A1L44 is data_bus[2]~26 at LC6_D35
--operation mode is normal

A1L44 = d_outbuf[2];


--A1L74 is data_bus[3]~27 at LC7_D27
--operation mode is normal

A1L74 = d_outbuf[3];


--A1L05 is data_bus[4]~28 at LC1_D21
--operation mode is normal

A1L05 = d_outbuf[4];


--A1L35 is data_bus[5]~29 at LC4_C11
--operation mode is normal

A1L35 = d_outbuf[5];


--A1L65 is data_bus[6]~30 at LC4_F3
--operation mode is normal

A1L65 = d_outbuf[6];


--A1L95 is data_bus[7]~31 at LC6_A3
--operation mode is normal

A1L95 = d_outbuf[7];