⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 invertergrid.mdl

📁 电压源逆变器加LCL滤波器挂网
💻 MDL
📖 第 1 页 / 共 5 页
字号:
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.196850, 0.196850, 0.196850, 0.196850]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "125 uF"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [397, 225, 423, 250]
      Orientation	      "down"
      NamePlacement	      "alternate"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "C"
      Resistance	      "1.0"
      Inductance	      "1.0"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "125e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "1MVA\n660/35kV"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [630, 136, 675, 194]
      SourceBlock	      "powerlib/Elements/Three-Phase\nTransformer\n(Tw"
"o Windings)"
      SourceType	      "Three-Phase Transformer (Two Windings)"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      UNITS		      "pu"
      NominalPower	      "[ 2400e3, 50 ]"
      Winding1Connection      "Delta (D1)"
      Winding1		      "[ 660 , 0.001 , 0.03 ]"
      Winding2Connection      "Yg"
      Winding2		      "[ 35e3, 0.001 , 0.03 ]"
      SetSaturation	      off
      Rm		      "50"
      Lm		      "50"
      Saturation	      "[ 0,0 ; 0.0024,1.2 ; 1.0,1.52 ]"
      Hysteresis	      off
      DataFile		      "'hysteresis'"
      SetInitialFlux	      off
      InitialFluxes	      "[ 0.8 , -0.8 , 0.7 ]"
      Measurements	      "None"
      TransfoNumber	      "0"
      MoreParameters	      off
      BreakLoop		      off
      DataType		      off
    }
    Block {
      BlockType		      Reference
      Name		      "35kV"
      Ports		      [0, 0, 0, 0, 0, 1, 3]
      Position		      [735, 136, 770, 194]
      Orientation	      "left"
      BackgroundColor	      "yellow"
      NamePlacement	      "alternate"
      SourceBlock	      "powerlib/Electrical\nSources/Three-Phase\nProgr"
"ammable\nVoltage Source"
      SourceType	      "Three-Phase Programmable Voltage Source"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PositiveSequence	      "[35e3 0 50]"
      VariationEntity	      "Amplitude"
      VariationType	      "Table of time-amplitude pairs"
      VariationStep	      "-0.2"
      VariationRate	      "10"
      VariationMagnitude      "0.3"
      VariationFrequency      "2"
      VariationTiming	      "[0.05 0.05+5/60]"
      VariationPhaseA	      off
      Amplitudes	      "[1 0.8 1.0]"
      TimeValues	      "[0 1 2]"
      HarmonicGeneration      off
      HarmonicA		      "[1 -0.1 0 2]"
      HarmonicB		      "[2 0.15 35 2]*0"
      Timing		      "[0.1  2]"
    }
    Block {
      BlockType		      Reference
      Name		      "54 uH"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [515, 137, 555, 193]
      AttributesFormatString  "\\n"
      SourceBlock	      "powerlib/Elements/Three-Phase\nSeries RLC Branc"
"h"
      SourceType	      "Three-Phase Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "A|B|C"
      RConnTagsString	      "A|B|C"
      BranchType	      "RL"
      Resistance	      "0.12e-3"
      Inductance	      "54e-6"
      Capacitance	      "1.0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "97 uH"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [325, 137, 365, 193]
      AttributesFormatString  "\\n"
      SourceBlock	      "powerlib/Elements/Three-Phase\nSeries RLC Branc"
"h"
      SourceType	      "Three-Phase Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "A|B|C"
      RConnTagsString	      "A|B|C"
      BranchType	      "RL"
      Resistance	      "0.12e-3"
      Inductance	      "97e-6"
      Capacitance	      "1.0"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "A"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [700, 131, 705, 199]
      BackgroundColor	      "black"
      SourceBlock	      "powerlib/Measurements/Three-Phase\nV-I Measurem"
"ent"
      SourceType	      "Three-Phase VI Measurement"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      VoltageMeasurement      "phase-to-phase"
      SetLabelV		      on
      LabelV		      "Vabc_A"
      Vpu		      off
      CurrentMeasurement      "yes"
      SetLabelI		      on
      LabelI		      "Iabc_A"
      Ipu		      off
      Pbase		      "100e6"
      Vbase		      "500e3"
      OutputType	      "Magnitude"
      PhasorSimulation	      off
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "B"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [385, 134, 390, 196]
      BackgroundColor	      "black"
      SourceBlock	      "powerlib/Measurements/Three-Phase\nV-I Measurem"
"ent"
      SourceType	      "Three-Phase VI Measurement"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      VoltageMeasurement      "phase-to-phase"
      SetLabelV		      on
      LabelV		      "Vabc_B"
      Vpu		      off
      CurrentMeasurement      "yes"
      SetLabelI		      on
      LabelI		      "Iabc_B"
      Ipu		      off
      Pbase		      "100e6"
      Vbase		      "500e3"
      OutputType	      "Magnitude"
      PhasorSimulation	      off
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "C"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [295, 131, 300, 199]
      BackgroundColor	      "black"
      SourceBlock	      "powerlib/Measurements/Three-Phase\nV-I Measurem"
"ent"
      SourceType	      "Three-Phase VI Measurement"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      VoltageMeasurement      "phase-to-phase"
      SetLabelV		      on
      LabelV		      "Vabc_C"
      Vpu		      off
      CurrentMeasurement      "yes"
      SetLabelI		      on
      LabelI		      "Iabc_C"
      Ipu		      off
      Pbase		      "100e6"
      Vbase		      "500e3"
      OutputType	      "Magnitude"
      PhasorSimulation	      off
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "C2"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [108, 100, 142, 140]
      Orientation	      "down"
      NamePlacement	      "alternate"
      ShowName		      off
      AttributesFormatString  "\\n"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "1e-4"
      Inductance	      "1e-9"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "81e-3"
      Setx0		      off
      InitialVoltage	      "650"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "Cf4"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [154, 135, 176, 175]
      Orientation	      "down"
      NamePlacement	      "alternate"
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "__new0"
      RConnTagsString	      "__new0"
      BranchType	      "RC"
      Resistance	      "2e-3"
      Inductance	      "150e-6"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "22e-3"
      Setx0		      on
      InitialVoltage	      "982"
      Measurements	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "D"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [485, 131, 490, 199]
      BackgroundColor	      "black"
      SourceBlock	      "powerlib/Measurements/Three-Phase\nV-I Measurem"
"ent"
      SourceType	      "Three-Phase VI Measurement"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      VoltageMeasurement      "phase-to-phase"
      SetLabelV		      on
      LabelV		      "Vabc_D"
      Vpu		      off
      CurrentMeasurement      "yes"
      SetLabelI		      on
      LabelI		      "Iabc_D"
      Ipu		      off
      Pbase		      "100e6"
      Vbase		      "500e3"
      OutputType	      "Magnitude"
      PhasorSimulation	      off
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "E"
      Ports		      [0, 0, 0, 0, 0, 3, 3]
      Position		      [590, 131, 595, 199]
      BackgroundColor	      "black"
      SourceBlock	      "powerlib/Measurements/Three-Phase\nV-I Measurem"
"ent"
      SourceType	      "Three-Phase VI Measurement"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      VoltageMeasurement      "phase-to-phase"
      SetLabelV		      on
      LabelV		      "Vabc_E"
      Vpu		      off
      CurrentMeasurement      "yes"
      SetLabelI		      on
      LabelI		      "Iabc_E"
      Ipu		      off
      Pbase		      "100e6"
      Vbase		      "500e3"
      OutputType	      "Magnitude"
      PhasorSimulation	      off
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      Position		      [15, 142, 40, 158]
      Orientation	      "left"
      ForegroundColor	      "darkGreen"
      NamePlacement	      "alternate"
      ShowName		      off
      GotoTag		      "Vdc"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      Position		      [225, 60, 260, 80]
      ForegroundColor	      "darkGreen"
      ShowName		      off
      GotoTag		      "Idc"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Reference
      Name		      "Ground1"
      Ports		      [0, 0, 0, 0, 0, 1]
      Position		      [779, 210, 791, 225]
      Orientation	      "down"
      ShowName		      off
      AttributesFormatString  "\\n"
      SourceBlock	      "powerlib/Elements/Ground"
      SourceType	      "Ground"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
    }
    Block {
      BlockType		      Reference
      Name		      "Idc"
      Ports		      [0, 1, 0, 0, 0, 1, 1]
      Position		      [180, 63, 205, 87]
      SourceBlock	      "powerlib/Measurements/Current Measurement"
      SourceType	      "Current Measurement"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      PhasorSimulation	      off
      OutputType	      "Complex"
      PSBequivalent	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Series RLC Branch1"
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [422, 225, 448, 250]
      Orientation	      "down"
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "powerlib/Elements/Series RLC Branch"
      SourceType	      "Series RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -