📄 cpm_8260.h
字号:
uint sen_disfc; /* discard frame counter */ ushort sen_pads; /* Tx short frame pad character */ ushort sen_retlim; /* Retry limit threshold */ ushort sen_retcnt; /* Retry limit counter */ ushort sen_maxflr; /* maximum frame length register */ ushort sen_minflr; /* minimum frame length register */ ushort sen_maxd1; /* maximum DMA1 length */ ushort sen_maxd2; /* maximum DMA2 length */ ushort sen_maxd; /* Rx max DMA */ ushort sen_dmacnt; /* Rx DMA counter */ ushort sen_maxb; /* Max BD byte count */ ushort sen_gaddr1; /* Group address filter */ ushort sen_gaddr2; ushort sen_gaddr3; ushort sen_gaddr4; uint sen_tbuf0data0; /* Save area 0 - current frame */ uint sen_tbuf0data1; /* Save area 1 - current frame */ uint sen_tbuf0rba; /* Internal */ uint sen_tbuf0crc; /* Internal */ ushort sen_tbuf0bcnt; /* Internal */ ushort sen_paddrh; /* physical address (MSB) */ ushort sen_paddrm; ushort sen_paddrl; /* physical address (LSB) */ ushort sen_pper; /* persistence */ ushort sen_rfbdptr; /* Rx first BD pointer */ ushort sen_tfbdptr; /* Tx first BD pointer */ ushort sen_tlbdptr; /* Tx last BD pointer */ uint sen_tbuf1data0; /* Save area 0 - current frame */ uint sen_tbuf1data1; /* Save area 1 - current frame */ uint sen_tbuf1rba; /* Internal */ uint sen_tbuf1crc; /* Internal */ ushort sen_tbuf1bcnt; /* Internal */ ushort sen_txlen; /* Tx Frame length counter */ ushort sen_iaddr1; /* Individual address filter */ ushort sen_iaddr2; ushort sen_iaddr3; ushort sen_iaddr4; ushort sen_boffcnt; /* Backoff counter */ /* NOTE: Some versions of the manual have the following items * incorrectly documented. Below is the proper order. */ ushort sen_taddrh; /* temp address (MSB) */ ushort sen_taddrm; ushort sen_taddrl; /* temp address (LSB) */} scc_enet_t;/* SCC Event register as used by Ethernet.*/#define SCCE_ENET_GRA ((ushort)0x0080) /* Graceful stop complete */#define SCCE_ENET_TXE ((ushort)0x0010) /* Transmit Error */#define SCCE_ENET_RXF ((ushort)0x0008) /* Full frame received */#define SCCE_ENET_BSY ((ushort)0x0004) /* All incoming buffers full */#define SCCE_ENET_TXB ((ushort)0x0002) /* A buffer was transmitted */#define SCCE_ENET_RXB ((ushort)0x0001) /* A buffer was received *//* SCC Mode Register (PSMR) as used by Ethernet.*/#define SCC_PSMR_HBC ((ushort)0x8000) /* Enable heartbeat */#define SCC_PSMR_FC ((ushort)0x4000) /* Force collision */#define SCC_PSMR_RSH ((ushort)0x2000) /* Receive short frames */#define SCC_PSMR_IAM ((ushort)0x1000) /* Check individual hash */#define SCC_PSMR_ENCRC ((ushort)0x0800) /* Ethernet CRC mode */#define SCC_PSMR_PRO ((ushort)0x0200) /* Promiscuous mode */#define SCC_PSMR_BRO ((ushort)0x0100) /* Catch broadcast pkts */#define SCC_PSMR_SBT ((ushort)0x0080) /* Special backoff timer */#define SCC_PSMR_LPB ((ushort)0x0040) /* Set Loopback mode */#define SCC_PSMR_SIP ((ushort)0x0020) /* Sample Input Pins */#define SCC_PSMR_LCW ((ushort)0x0010) /* Late collision window */#define SCC_PSMR_NIB22 ((ushort)0x000a) /* Start frame search */#define SCC_PSMR_FDE ((ushort)0x0001) /* Full duplex enable *//* Buffer descriptor control/status used by Ethernet receive. * Common to SCC and FCC. */#define BD_ENET_RX_EMPTY ((ushort)0x8000)#define BD_ENET_RX_WRAP ((ushort)0x2000)#define BD_ENET_RX_INTR ((ushort)0x1000)#define BD_ENET_RX_LAST ((ushort)0x0800)#define BD_ENET_RX_FIRST ((ushort)0x0400)#define BD_ENET_RX_MISS ((ushort)0x0100)#define BD_ENET_RX_BC ((ushort)0x0080) /* FCC Only */#define BD_ENET_RX_MC ((ushort)0x0040) /* FCC Only */#define BD_ENET_RX_LG ((ushort)0x0020)#define BD_ENET_RX_NO ((ushort)0x0010)#define BD_ENET_RX_SH ((ushort)0x0008)#define BD_ENET_RX_CR ((ushort)0x0004)#define BD_ENET_RX_OV ((ushort)0x0002)#define BD_ENET_RX_CL ((ushort)0x0001)#define BD_ENET_RX_STATS ((ushort)0x01ff) /* All status bits *//* Buffer descriptor control/status used by Ethernet transmit. * Common to SCC and FCC. */#define BD_ENET_TX_READY ((ushort)0x8000)#define BD_ENET_TX_PAD ((ushort)0x4000)#define BD_ENET_TX_WRAP ((ushort)0x2000)#define BD_ENET_TX_INTR ((ushort)0x1000)#define BD_ENET_TX_LAST ((ushort)0x0800)#define BD_ENET_TX_TC ((ushort)0x0400)#define BD_ENET_TX_DEF ((ushort)0x0200)#define BD_ENET_TX_HB ((ushort)0x0100)#define BD_ENET_TX_LC ((ushort)0x0080)#define BD_ENET_TX_RL ((ushort)0x0040)#define BD_ENET_TX_RCMASK ((ushort)0x003c)#define BD_ENET_TX_UN ((ushort)0x0002)#define BD_ENET_TX_CSL ((ushort)0x0001)#define BD_ENET_TX_STATS ((ushort)0x03ff) /* All status bits *//* SCC as UART*/typedef struct scc_uart { sccp_t scc_genscc; uint scc_res1; /* Reserved */ uint scc_res2; /* Reserved */ ushort scc_maxidl; /* Maximum idle chars */ ushort scc_idlc; /* temp idle counter */ ushort scc_brkcr; /* Break count register */ ushort scc_parec; /* receive parity error counter */ ushort scc_frmec; /* receive framing error counter */ ushort scc_nosec; /* receive noise counter */ ushort scc_brkec; /* receive break condition counter */ ushort scc_brkln; /* last received break length */ ushort scc_uaddr1; /* UART address character 1 */ ushort scc_uaddr2; /* UART address character 2 */ ushort scc_rtemp; /* Temp storage */ ushort scc_toseq; /* Transmit out of sequence char */ ushort scc_char1; /* control character 1 */ ushort scc_char2; /* control character 2 */ ushort scc_char3; /* control character 3 */ ushort scc_char4; /* control character 4 */ ushort scc_char5; /* control character 5 */ ushort scc_char6; /* control character 6 */ ushort scc_char7; /* control character 7 */ ushort scc_char8; /* control character 8 */ ushort scc_rccm; /* receive control character mask */ ushort scc_rccr; /* receive control character register */ ushort scc_rlbc; /* receive last break character */} scc_uart_t;/* SCC Event and Mask registers when it is used as a UART.*/#define UART_SCCM_GLR ((ushort)0x1000)#define UART_SCCM_GLT ((ushort)0x0800)#define UART_SCCM_AB ((ushort)0x0200)#define UART_SCCM_IDL ((ushort)0x0100)#define UART_SCCM_GRA ((ushort)0x0080)#define UART_SCCM_BRKE ((ushort)0x0040)#define UART_SCCM_BRKS ((ushort)0x0020)#define UART_SCCM_CCR ((ushort)0x0008)#define UART_SCCM_BSY ((ushort)0x0004)#define UART_SCCM_TX ((ushort)0x0002)#define UART_SCCM_RX ((ushort)0x0001)/* The SCC PMSR when used as a UART.*/#define SCU_PMSR_FLC ((ushort)0x8000)#define SCU_PMSR_SL ((ushort)0x4000)#define SCU_PMSR_CL ((ushort)0x3000)#define SCU_PMSR_UM ((ushort)0x0c00)#define SCU_PMSR_FRZ ((ushort)0x0200)#define SCU_PMSR_RZS ((ushort)0x0100)#define SCU_PMSR_SYN ((ushort)0x0080)#define SCU_PMSR_DRT ((ushort)0x0040)#define SCU_PMSR_PEN ((ushort)0x0010)#define SCU_PMSR_RPM ((ushort)0x000c)#define SCU_PMSR_REVP ((ushort)0x0008)#define SCU_PMSR_TPM ((ushort)0x0003)#define SCU_PMSR_TEVP ((ushort)0x0003)/* CPM Transparent mode SCC. */typedef struct scc_trans { sccp_t st_genscc; uint st_cpres; /* Preset CRC */ uint st_cmask; /* Constant mask for CRC */} scc_trans_t;#define BD_SCC_TX_LAST ((ushort)0x0800)/* How about some FCCs.....*/#define FCC_GFMR_DIAG_NORM ((uint)0x00000000)#define FCC_GFMR_DIAG_LE ((uint)0x40000000)#define FCC_GFMR_DIAG_AE ((uint)0x80000000)#define FCC_GFMR_DIAG_ALE ((uint)0xc0000000)#define FCC_GFMR_TCI ((uint)0x20000000)#define FCC_GFMR_TRX ((uint)0x10000000)#define FCC_GFMR_TTX ((uint)0x08000000)#define FCC_GFMR_TTX ((uint)0x08000000)#define FCC_GFMR_CDP ((uint)0x04000000)#define FCC_GFMR_CTSP ((uint)0x02000000)#define FCC_GFMR_CDS ((uint)0x01000000)#define FCC_GFMR_CTSS ((uint)0x00800000)#define FCC_GFMR_SYNL_NONE ((uint)0x00000000)#define FCC_GFMR_SYNL_AUTO ((uint)0x00004000)#define FCC_GFMR_SYNL_8 ((uint)0x00008000)#define FCC_GFMR_SYNL_16 ((uint)0x0000c000)#define FCC_GFMR_RTSM ((uint)0x00002000)#define FCC_GFMR_RENC_NRZ ((uint)0x00000000)#define FCC_GFMR_RENC_NRZI ((uint)0x00000800)#define FCC_GFMR_REVD ((uint)0x00000400)#define FCC_GFMR_TENC_NRZ ((uint)0x00000000)#define FCC_GFMR_TENC_NRZI ((uint)0x00000100)#define FCC_GFMR_TCRC_16 ((uint)0x00000000)#define FCC_GFMR_TCRC_32 ((uint)0x00000080)#define FCC_GFMR_ENR ((uint)0x00000020)#define FCC_GFMR_ENT ((uint)0x00000010)#define FCC_GFMR_MODE_ENET ((uint)0x0000000c)#define FCC_GFMR_MODE_ATM ((uint)0x0000000a)#define FCC_GFMR_MODE_HDLC ((uint)0x00000000)/* Generic FCC parameter ram.*/typedef struct fcc_param { ushort fcc_riptr; /* Rx Internal temp pointer */ ushort fcc_tiptr; /* Tx Internal temp pointer */ ushort fcc_res1; ushort fcc_mrblr; /* Max receive buffer length, mod 32 bytes */ uint fcc_rstate; /* Upper byte is Func code, must be set */ uint fcc_rbase; /* Receive BD base */ ushort fcc_rbdstat; /* RxBD status */ ushort fcc_rbdlen; /* RxBD down counter */ uint fcc_rdptr; /* RxBD internal data pointer */ uint fcc_tstate; /* Upper byte is Func code, must be set */ uint fcc_tbase; /* Transmit BD base */ ushort fcc_tbdstat; /* TxBD status */ ushort fcc_tbdlen; /* TxBD down counter */ uint fcc_tdptr; /* TxBD internal data pointer */ uint fcc_rbptr; /* Rx BD Internal buf pointer */ uint fcc_tbptr; /* Tx BD Internal buf pointer */ uint fcc_rcrc; /* Rx temp CRC */ uint fcc_res2; uint fcc_tcrc; /* Tx temp CRC */} fccp_t;/* Ethernet controller through FCC.*/typedef struct fcc_enet { fccp_t fen_genfcc; uint fen_statbuf; /* Internal status buffer */ uint fen_camptr; /* CAM address */ uint fen_cmask; /* Constant mask for CRC */ uint fen_cpres; /* Preset CRC */ uint fen_crcec; /* CRC Error counter */ uint fen_alec; /* alignment error counter */ uint fen_disfc; /* discard frame counter */ ushort fen_retlim; /* Retry limit */ ushort fen_retcnt; /* Retry counter */ ushort fen_pper; /* Persistence */ ushort fen_boffcnt; /* backoff counter */ uint fen_gaddrh; /* Group address filter, high 32-bits */ uint fen_gaddrl; /* Group address filter, low 32-bits */ ushort fen_tfcstat; /* out of sequence TxBD */ ushort fen_tfclen; uint fen_tfcptr; ushort fen_mflr; /* Maximum frame length (1518) */ ushort fen_paddrh; /* MAC address */ ushort fen_paddrm; ushort fen_paddrl; ushort fen_ibdcount; /* Internal BD counter */ ushort fen_idbstart; /* Internal BD start pointer */ ushort fen_ibdend; /* Internal BD end pointer */ ushort fen_txlen; /* Internal Tx frame length counter */ uint fen_ibdbase[8]; /* Internal use */ uint fen_iaddrh; /* Individual address filter */ uint fen_iaddrl; ushort fen_minflr; /* Minimum frame length (64) */ ushort fen_taddrh; /* Filter transfer MAC address */ ushort fen_taddrm; ushort fen_taddrl; ushort fen_padptr; /* Pointer to pad byte buffer */ ushort fen_cftype; /* control frame type */ ushort fen_cfrange; /* control frame range */ ushort fen_maxb; /* maximum BD count */ ushort fen_maxd1; /* Max DMA1 length (1520) */ ushort fen_maxd2; /* Max DMA2 length (1520) */ ushort fen_maxd; /* internal max DMA count */ ushort fen_dmacnt; /* internal DMA counter */ uint fen_octc; /* Total octect counter */ uint fen_colc; /* Total collision counter */ uint fen_broc; /* Total broadcast packet counter */ uint fen_mulc; /* Total multicast packet count */ uint fen_uspc; /* Total packets < 64 bytes */ uint fen_frgc; /* Total packets < 64 bytes with errors */ uint fen_ospc; /* Total packets > 1518 */ uint fen_jbrc; /* Total packets > 1518 with errors */ uint fen_p64c; /* Total packets == 64 bytes */ uint fen_p65c; /* Total packets 64 < bytes <= 127 */ uint fen_p128c; /* Total packets 127 < bytes <= 255 */ uint fen_p256c; /* Total packets 256 < bytes <= 511 */ uint fen_p512c; /* Total packets 512 < bytes <= 1023 */ uint fen_p1024c; /* Total packets 1024 < bytes <= 1518 */ uint fen_cambuf; /* Internal CAM buffer poiner */ ushort fen_rfthr; /* Received frames threshold */ ushort fen_rfcnt; /* Received frames count */} fcc_enet_t;/* FCC Event/Mask register as used by Ethernet.*/#define FCC_ENET_GRA ((ushort)0x0080) /* Graceful stop complete */#define FCC_ENET_RXC ((ushort)0x0040) /* Control Frame Received */#define FCC_ENET_TXC ((ushort)0x0020) /* Out of seq. Tx sent */#define FCC_ENET_TXE ((ushort)0x0010) /* Transmit Error */#define FCC_ENET_RXF ((ushort)0x0008) /* Full frame received */#define FCC_ENET_BSY ((ushort)0x0004) /* Busy. Rx Frame dropped */#define FCC_ENET_TXB ((ushort)0x0002) /* A buffer was transmitted */#define FCC_ENET_RXB ((ushort)0x0001) /* A buffer was received *//* FCC Mode Register (FPSMR) as used by Ethernet.*/#define FCC_PSMR_HBC ((uint)0x80000000) /* Enable heartbeat */#define FCC_PSMR_FC ((uint)0x40000000) /* Force Collision */#define FCC_PSMR_SBT ((uint)0x20000000) /* Stop backoff timer */#define FCC_PSMR_LPB ((uint)0x10000000) /* Local protect. 1 = FDX */#define FCC_PSMR_LCW ((uint)0x08000000) /* Late collision select */#define FCC_PSMR_FDE ((uint)0x04000000) /* Full Duplex Enable */#define FCC_PSMR_MON ((uint)0x02000000) /* RMON Enable */#define FCC_PSMR_PRO ((uint)0x00400000) /* Promiscuous Enable */#define FCC_PSMR_FCE ((uint)0x00200000) /* Flow Control Enable */#define FCC_PSMR_RSH ((uint)0x00100000) /* Receive Short Frames */#define FCC_PSMR_CAM ((uint)0x00000400) /* CAM enable */#define FCC_PSMR_BRO ((uint)0x00000200) /* Broadcast pkt discard */#define FCC_PSMR_ENCRC ((uint)0x00000080) /* Use 32-bit CRC *//* IIC parameter RAM.*/typedef struct iic { ushort iic_rbase; /* Rx Buffer descriptor base address */ ushort iic_tbase; /* Tx Buffer descriptor base address */ u_char iic_rfcr; /* Rx function code */ u_char iic_tfcr; /* Tx function code */ ushort iic_mrblr; /* Max receive buffer length */ uint iic_rstate; /* Internal */ uint iic_rdp; /* Internal */ ushort iic_rbptr; /* Internal */ ushort iic_rbc; /* Internal */ uint iic_rxtmp; /* Internal */ uint iic_tstate; /* Internal */ uint iic_tdp; /* Internal */ ushort iic_tbptr; /* Internal */ ushort iic_tbc; /* Internal */ uint iic_txtmp; /* Internal */} iic_t;#define BD_IIC_START ((ushort)0x0400)#endif /* __CPM_82XX__ */#endif /* __KERNEL__ */
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -