📄 project.map
字号:
FIQ32Mode 0x00000011 Number 0 startup.o ABSOLUTE
IRQ32Mode 0x00000012 Number 0 startup.o ABSOLUTE
SVC32Mode 0x00000013 Number 0 startup.o ABSOLUTE
SYS32Mode 0x0000001f Number 0 startup.o ABSOLUTE
ResetAddr 0x00000020 Data 4 startup.o(vectors)
UndefinedAddr 0x00000024 Data 4 startup.o(vectors)
SWI_Addr 0x00000028 Data 4 startup.o(vectors)
PrefetchAddr 0x0000002c Data 4 startup.o(vectors)
DataAbortAddr 0x00000030 Data 4 startup.o(vectors)
Nouse 0x00000034 Data 4 startup.o(vectors)
IRQ_Addr 0x00000038 Data 4 startup.o(vectors)
FIQ_Addr 0x0000003c Data 4 startup.o(vectors)
Undefined 0x00000040 ARM Code 0 startup.o(vectors)
SoftwareInterrupt 0x00000044 ARM Code 0 startup.o(vectors)
PrefetchAbort 0x00000048 ARM Code 0 startup.o(vectors)
DataAbort 0x0000004c ARM Code 0 startup.o(vectors)
FIQ_Handler 0x00000050 ARM Code 0 startup.o(vectors)
InitStack 0x00000060 ARM Code 0 startup.o(vectors)
NoInt 0x00000080 Number 0 startup.o ABSOLUTE
ResetInit 0x00000098 ARM Code 0 startup.o(vectors)
StackSvc 0x000000d8 Data 4 startup.o(vectors)
StackIrq 0x000000dc Data 4 startup.o(vectors)
StackFiq 0x000000e0 Data 4 startup.o(vectors)
StackAbt 0x000000e4 Data 4 startup.o(vectors)
StackUnd 0x000000e8 Data 4 startup.o(vectors)
CrpData 0x000000ec ARM Code 0 startup.o(vectors)
IRQ_STACK_LEGTH 0x00000100 Number 0 startup.o ABSOLUTE
CrpData1 0x000001fc Data 0 startup.o(vectors)
IrqStackSpace 0x40000000 Data 1024 startup.o(MyStacks)
SvcStackSpace 0x40000000 Data 0 startup.o(MyStacks)
AbtStackSpace 0x40000400 Data 0 startup.o(MyStacks)
FiqStackSpace 0x40000400 Data 0 startup.o(MyStacks)
UndtStackSpace 0x40000400 Data 0 startup.o(MyStacks)
PINSEL2 0xe002c014 Number 0 startup.o ABSOLUTE
BCFG0 0xffe00000 Number 0 startup.o ABSOLUTE
BCFG1 0xffe00004 Number 0 startup.o ABSOLUTE
BCFG2 0xffe00008 Number 0 startup.o ABSOLUTE
BCFG3 0xffe0000c Number 0 startup.o ABSOLUTE
src\zlg7290.c 0x00000000 Number 0 zlg7290.o ABSOLUTE
.text 0x000003b4 ARM Code 0 zlg7290.o(.text)
C$debug_abbrev0 0x00000000 Data 0 target.o(.debug_abbrev)
C$debug_pubnames10 0x00000128 Data 0 target.o(.debug_pubnames)
C$debug_line8 0x00000148 Data 0 target.o(.debug_line)
C$debug_frame37 0x0000014c Data 0 zlg7290.o(.debug_frame)
C$debug_macinfo11 0x000001a0 Data 0 target.o(.debug_macinfo)
C$debug_pubnames34 0x00000268 Data 0 zlg7290.o(.debug_pubnames)
C$debug_line2 0x00000280 Data 0 zlg7290.o(.debug_line)
C$debug_loc36 0x000002c0 Data 0 zlg7290.o(.debug_loc)
C$debug_line32 0x00000308 Data 0 zlg7290.o(.debug_line)
C$debug_macinfo5 0x00000450 Data 0 zlg7290.o(.debug_macinfo)
C$debug_info9 0x00000744 Data 0 target.o(.debug_info)
C$debug_info3 0x00000890 Data 0 zlg7290.o(.debug_info)
C$debug_info33 0x000008f0 Data 0 zlg7290.o(.debug_info)
src\I2CINT.c 0x00000000 Number 0 i2cint.o ABSOLUTE
.bss 0x80000004 Data 0 i2cint.o(.bss)
.text 0x000004b8 ARM Code 0 i2cint.o(.text)
C$debug_abbrev0 0x00000000 Data 0 target.o(.debug_abbrev)
C$debug_pubnames10 0x00000128 Data 0 target.o(.debug_pubnames)
C$debug_line8 0x00000148 Data 0 target.o(.debug_line)
C$debug_macinfo11 0x000001a0 Data 0 target.o(.debug_macinfo)
C$debug_frame31 0x00000204 Data 0 i2cint.o(.debug_frame)
C$debug_pubnames4 0x000002d8 Data 0 i2cint.o(.debug_pubnames)
C$debug_pubnames28 0x00000338 Data 0 i2cint.o(.debug_pubnames)
C$debug_line2 0x000003a8 Data 0 i2cint.o(.debug_line)
C$debug_line26 0x00000420 Data 0 i2cint.o(.debug_line)
C$debug_loc30 0x000004c4 Data 0 i2cint.o(.debug_loc)
C$debug_macinfo5 0x00000618 Data 0 i2cint.o(.debug_macinfo)
C$debug_info9 0x00000744 Data 0 target.o(.debug_info)
C$debug_info3 0x00000be4 Data 0 i2cint.o(.debug_info)
C$debug_info27 0x00000cac Data 0 i2cint.o(.debug_info)
.bss$2 0x80000004 Data 0 i2cint.o(.bss)
src\LPC2200Demo.c 0x00000000 Number 0 lpc2200demo.o ABSOLUTE
.text 0x000008bc ARM Code 0 lpc2200demo.o(.text)
.constdata 0x0000105c Data 0 lpc2200demo.o(.constdata)
.data 0x80000000 Data 0 lpc2200demo.o(.data)
.bss 0x80000010 Data 0 lpc2200demo.o(.bss)
C$debug_abbrev0 0x00000000 Data 0 target.o(.debug_abbrev)
C$debug_pubnames16 0x00000128 Data 0 target.o(.debug_pubnames)
C$debug_line14 0x00000148 Data 0 target.o(.debug_line)
C$debug_macinfo17 0x000001a0 Data 0 target.o(.debug_macinfo)
C$debug_frame49 0x000002a8 Data 0 lpc2200demo.o(.debug_frame)
C$debug_pubnames46 0x0000038c Data 0 lpc2200demo.o(.debug_pubnames)
C$debug_line2 0x00000584 Data 0 lpc2200demo.o(.debug_line)
C$debug_line44 0x00000620 Data 0 lpc2200demo.o(.debug_line)
C$debug_loc48 0x000006d0 Data 0 lpc2200demo.o(.debug_loc)
C$debug_info15 0x00000744 Data 0 target.o(.debug_info)
C$debug_macinfo5 0x000007a0 Data 0 lpc2200demo.o(.debug_macinfo)
C$debug_info3 0x00000f94 Data 0 lpc2200demo.o(.debug_info)
C$debug_info45 0x00000ff0 Data 0 lpc2200demo.o(.debug_info)
.constdata$1 0x0000105c Data 0 lpc2200demo.o(.constdata)
.data$0 0x80000000 Data 0 lpc2200demo.o(.data)
shiftBit@CtrlLED_1 0x80000000 Data 1 lpc2200demo.o(.data)
bLeftShift@CtrlLED_2 0x80000001 Data 1 lpc2200demo.o(.data)
.bss$2 0x80000010 Data 0 lpc2200demo.o(.bss)
data@CtrlLED_0 0x80000010 Data 1 lpc2200demo.o(.bss)
../../angel/startup.s 0x00000000 Number 0 __main.o ABSOLUTE
!!! 0x00000224 ARM Code 168 __main.o(!!!)
<Anonymous Symbol> 0x000003d0 Data 60 __main.o(.debug_frame)
_move_region 0x00000244 ARM Code 0 __main.o(!!!)
_move_loop 0x00000274 ARM Code 0 __main.o(!!!)
_zero_region 0x00000288 ARM Code 0 __main.o(!!!)
_zero_loop 0x000002ac ARM Code 0 __main.o(!!!)
_region_table 0x000002bc Data 0 __main.o(!!!)
../../armsys.c 0x00000000 Number 0 _no_redirect.o ABSOLUTE
.text 0x00000c60 ARM Code 0 _no_redirect.o(.text)
C$debug_frame18 0x0000040c Data 0 _no_redirect.o(.debug_frame)
../../memcpset.s 0x00000000 Number 0 rt_memcpy.o ABSOLUTE
<Anonymous Symbol> 0x00000458 Data 60 rt_memcpy.o(.debug_frame)
.text 0x00000c68 ARM Code 180 rt_memcpy.o(.text)
_memcpy_dest_aligned 0x00000c9c ARM Code 0 rt_memcpy.o(.text)
_memcpy_src1_loop 0x00000cbc ARM Code 0 rt_memcpy.o(.text)
_memcpy_src2_loop 0x00000cdc ARM Code 0 rt_memcpy.o(.text)
_memcpy_src3_loop 0x00000cfc ARM Code 0 rt_memcpy.o(.text)
../../division.s 0x00000000 Number 0 rt_udiv.o ABSOLUTE
<Anonymous Symbol> 0x00000494 Data 68 rt_udiv.o(.debug_frame)
.text 0x00000d1c ARM Code 192 rt_udiv.o(.text)
../../stkheap2.s 0x00000000 Number 0 stkheap2.o ABSOLUTE
<Anonymous Symbol> 0x000004d8 Data 148 stkheap2.o(.debug_frame)
.text 0x00000ddc ARM Code 164 stkheap2.o(.text)
../../angel/sys.s 0x00000000 Number 0 use_no_semi.o ABSOLUTE
.text 0x00000e80 ARM Code 4 use_no_semi.o(.text)
<Anonymous Symbol> 0x0000056c Data 68 use_no_semi.o(.debug_frame)
../../angel/kernel.s 0x00000000 Number 0 kernel.o ABSOLUTE
.text 0x00000e84 ARM Code 40 kernel.o(.text)
<Anonymous Symbol> 0x000005b0 Data 88 kernel.o(.debug_frame)
__rt_abort1 0x00000ea8 ARM Code 0 kernel.o(.text)
../../angel/sys.s 0x00000000 Number 0 libspace.o ABSOLUTE
.text 0x00000eac ARM Code 12 libspace.o(.text)
<Anonymous Symbol> 0x00000608 Data 68 libspace.o(.debug_frame)
.bss 0x80000014 Data 96 libspace.o(.bss)
__libspace_start 0x80000014 Data 96 libspace.o(.bss)
../../memcpset.s 0x00000000 Number 0 rt_memcpy_w.o ABSOLUTE
.text 0x00000eb8 ARM Code 108 rt_memcpy_w.o(.text)
<Anonymous Symbol> 0x0000064c Data 84 rt_memcpy_w.o(.debug_frame)
_memcpy_aligned_loop 0x00000ec4 ARM Code 0 rt_memcpy_w.o(.text)
_memcpy_small 0x00000edc ARM Code 0 rt_memcpy_w.o(.text)
../../stdlib.c 0x00000000 Number 0 exit.o ABSOLUTE
.text 0x00000f24 ARM Code 0 exit.o(.text)
C$debug_frame12 0x000006a0 Data 0 exit.o(.debug_frame)
../../armsys.c 0x00000000 Number 0 lib_init.o ABSOLUTE
.text 0x00000f3c ARM Code 0 lib_init.o(.text)
C$debug_frame18 0x000006ec Data 0 lib_init.o(.debug_frame)
../../fpinit.s 0x00000000 Number 0 fpinit.o ABSOLUTE
x$fpl$fpinit 0x00001048 ARM Code 20 fpinit.o(x$fpl$fpinit)
<Anonymous Symbol> 0x00000768 Data 76 fpinit.o(.debug_frame)
../../angel/rt.s 0x00000000 Number 0 rt_fp_status_addr.o ABSOLUTE
.text 0x00001038 ARM Code 16 rt_fp_status_addr.o(.text)
<Anonymous Symbol> 0x000007b4 Data 76 rt_fp_status_addr.o(.debug_frame)
Global Symbols
Symbol Name Value Ov Type Size Object(Section)
BuildAttributes$$ARM_ISAv4$M$PE$A:L22$X:L11$S22$~IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE 0x00000000 Number 0 anon$$obj.o ABSOLUTE
Reset 0x00000000 ARM Code 0 startup.o(vectors)
__Heap_DescSize - Undefined Weak Reference
__alloca_initialize - Undefined Weak Reference
__argv_alloc - Undefined Weak Reference
__call_ctors() - Undefined Weak Reference
__cpp_finalise - Undefined Weak Reference
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -