jtdmain.rpt

来自「基本交通系统,实现城市交通路口的模拟仿真」· RPT 代码 · 共 467 行 · 第 1/2 页

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (32)    25    B       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node1
 (38)    20    B       SOFT      t        0      0   0    0    4    1    0  |LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:              d:\maxplus2\jiaotongdeng\jtdmain.rpt
jtdmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                 Logic cells placed in LAB 'B'
        +----------------------- LC23 kjs10
        | +--------------------- LC24 kjs10a0
        | | +------------------- LC17 kjs10a1
        | | | +----------------- LC18 kjs10a2
        | | | | +--------------- LC21 kjs10a3
        | | | | | +------------- LC19 kjs11
        | | | | | | +----------- LC22 kjs12
        | | | | | | | +--------- LC27 kjs13
        | | | | | | | | +------- LC25 |LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node1
        | | | | | | | | | +----- LC20 |LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node3
        | | | | | | | | | | +--- LC28 s1
        | | | | | | | | | | | +- LC26 s2
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC23 -> * * * * * - * - - * * * | - * | <-- kjs10
LC24 -> - * * - - - - - - - * * | - * | <-- kjs10a0
LC17 -> - * * - - - - - - - * * | - * | <-- kjs10a1
LC18 -> - * * * - - - - - - * * | - * | <-- kjs10a2
LC21 -> - * * * * - - - - - * * | - * | <-- kjs10a3
LC19 -> * * * * * * * - - * * * | - * | <-- kjs11
LC22 -> * * * * * * * - * * * * | - * | <-- kjs12
LC27 -> * * * * * * * * * * * * | - * | <-- kjs13
LC25 -> - - - - - - * - - - - - | - * | <-- |LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node1
LC20 -> * - - - - - - - - - - - | - * | <-- |LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node3
LC28 -> - - - - - - - - - - * * | - * | <-- s1
LC26 -> - - - - - - - - - - * * | - * | <-- s2

Pin
43   -> - - - - - - - - - - - - | - - | <-- clk


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:              d:\maxplus2\jiaotongdeng\jtdmain.rpt
jtdmain

** EQUATIONS **

clk      : INPUT;

-- Node name is 'kjs10' = 'js10' 
-- Equation name is 'kjs10', location is LC023, type is output.
 kjs10   = DFFE( _EQ001 $  _LC020, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  kjs10 & !kjs11 & !kjs12 &  kjs13 &  _LC020;

-- Node name is 'kjs10a0' = 'js100' 
-- Equation name is 'kjs10a0', location is LC024, type is output.
 kjs10a0 = TFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  kjs10 &  kjs10a1 &  kjs10a2 &  kjs10a3 & !kjs11 & !kjs12 &  kjs13;

-- Node name is 'kjs10a1' = 'js101' 
-- Equation name is 'kjs10a1', location is LC017, type is output.
 kjs10a1 = TFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  kjs10 &  kjs10a0 & !kjs10a1 &  kjs10a2 &  kjs10a3 & !kjs11 & 
             !kjs12 &  kjs13
         #  kjs10 &  kjs10a1 &  kjs10a2 &  kjs10a3 & !kjs11 & !kjs12 &  kjs13;

-- Node name is 'kjs10a2' = 'js102' 
-- Equation name is 'kjs10a2', location is LC018, type is output.
 kjs10a2 = TFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  kjs10 &  kjs10a3 & !kjs11 & !kjs12 &  kjs13;

-- Node name is 'kjs10a3' = 'js103' 
-- Equation name is 'kjs10a3', location is LC021, type is output.
 kjs10a3 = TFFE( _EQ005, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  kjs10 & !kjs11 & !kjs12 &  kjs13;

-- Node name is 'kjs11' = 'js11' 
-- Equation name is 'kjs11', location is LC019, type is output.
 kjs11   = TFFE( _EQ006, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 =  kjs12 &  kjs13;

-- Node name is 'kjs12' = 'js12' 
-- Equation name is 'kjs12', location is LC022, type is output.
 kjs12   = DFFE( _EQ007 $  _LC025, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 =  kjs10 & !kjs11 & !kjs12 &  kjs13 &  _LC025;

-- Node name is 'kjs13' = 'js13' 
-- Equation name is 'kjs13', location is LC027, type is output.
 kjs13   = TFFE( VCC, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is 's1' = 'ss1' 
-- Equation name is 's1', location is LC028, type is output.
 s1      = TFFE( _EQ008, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 =  kjs10 & !kjs10a0 & !kjs10a1 &  kjs10a2 &  kjs10a3 & !kjs11 & 
             !kjs12 &  kjs13
         # !s1 & !s2;

-- Node name is 's2' = 'ss2' 
-- Equation name is 's2', location is LC026, type is output.
 s2      = TFFE( _EQ009, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 =  kjs10 & !kjs10a0 & !kjs10a1 &  kjs10a2 &  kjs10a3 & !kjs11 & 
             !kjs12 &  kjs13 &  s1 & !s2
         #  kjs10 & !kjs10a0 & !kjs10a1 &  kjs10a2 &  kjs10a3 & !kjs11 & 
             !kjs12 &  kjs13 & !s1 &  s2;

-- Node name is '|LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL( kjs12 $  kjs13);

-- Node name is '|LPM_ADD_SUB:64|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC020', type is buried 
_LC020   = LCELL( kjs10 $  _EQ010);
  _EQ010 =  kjs11 &  kjs12 &  kjs13;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                       d:\maxplus2\jiaotongdeng\jtdmain.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,447K