psocgpioint.inc

cypresscy74294ic键盘和鼠标原码

CSD_1SW21_MASK:	equ	20h
CSD_1SW21_MUXBusCtrl_ADDR:	equ	1dah
; CSD_1SW21_Data access macros
;   GetCSD_1SW21_Data macro, return in a
macro GetCSD_1SW21_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetCSD_1SW21_Data macro
macro SetCSD_1SW21_Data
	or		[Port_2_Data_SHADE], 20h
	mov		reg[Port_2_Data], [Port_2_Data_SHADE]
endm
;   SetCSD_1SW21_Data macro
macro ClearCSD_1SW21_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		reg[Port_2_Data], [Port_2_Data_SHADE]
endm

; CSD_1SW9 address and mask equates
CSD_1SW9_Data_ADDR:	equ	8h
CSD_1SW9_DriveMode_0_ADDR:	equ	108h
CSD_1SW9_DriveMode_1_ADDR:	equ	109h
CSD_1SW9_DriveMode_2_ADDR:	equ	bh
CSD_1SW9_GlobalSelect_ADDR:	equ	ah
CSD_1SW9_IntCtrl_0_ADDR:	equ	10ah
CSD_1SW9_IntCtrl_1_ADDR:	equ	10bh
CSD_1SW9_IntEn_ADDR:	equ	9h
CSD_1SW9_MASK:	equ	40h
CSD_1SW9_MUXBusCtrl_ADDR:	equ	1dah
; CSD_1SW9_Data access macros
;   GetCSD_1SW9_Data macro, return in a
macro GetCSD_1SW9_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetCSD_1SW9_Data macro
macro SetCSD_1SW9_Data
	or		[Port_2_Data_SHADE], 40h
	mov		reg[Port_2_Data], [Port_2_Data_SHADE]
endm
;   SetCSD_1SW9_Data macro
macro ClearCSD_1SW9_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		reg[Port_2_Data], [Port_2_Data_SHADE]
endm

; CSD_1SW27 address and mask equates
CSD_1SW27_Data_ADDR:	equ	8h
CSD_1SW27_DriveMode_0_ADDR:	equ	108h
CSD_1SW27_DriveMode_1_ADDR:	equ	109h
CSD_1SW27_DriveMode_2_ADDR:	equ	bh
CSD_1SW27_GlobalSelect_ADDR:	equ	ah
CSD_1SW27_IntCtrl_0_ADDR:	equ	10ah
CSD_1SW27_IntCtrl_1_ADDR:	equ	10bh
CSD_1SW27_IntEn_ADDR:	equ	9h
CSD_1SW27_MASK:	equ	80h
CSD_1SW27_MUXBusCtrl_ADDR:	equ	1dah
; CSD_1SW27_Data access macros
;   GetCSD_1SW27_Data macro, return in a
macro GetCSD_1SW27_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 80h
endm
;   SetCSD_1SW27_Data macro
macro SetCSD_1SW27_Data
	or		[Port_2_Data_SHADE], 80h
	mov		reg[Port_2_Data], [Port_2_Data_SHADE]
endm
;   SetCSD_1SW27_Data macro
macro ClearCSD_1SW27_Data
	and		[Port_2_Data_SHADE], ~80h
	mov		reg[Port_2_Data], [Port_2_Data_SHADE]
endm

; CSD_1SW6 address and mask equates
CSD_1SW6_Data_ADDR:	equ	ch
CSD_1SW6_DriveMode_0_ADDR:	equ	10ch
CSD_1SW6_DriveMode_1_ADDR:	equ	10dh
CSD_1SW6_DriveMode_2_ADDR:	equ	fh
CSD_1SW6_GlobalSelect_ADDR:	equ	eh
CSD_1SW6_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW6_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW6_IntEn_ADDR:	equ	dh
CSD_1SW6_MASK:	equ	1h
CSD_1SW6_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW6_Data access macros
;   GetCSD_1SW6_Data macro, return in a
macro GetCSD_1SW6_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 1h
endm
;   SetCSD_1SW6_Data macro
macro SetCSD_1SW6_Data
	or		[Port_3_Data_SHADE], 1h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW6_Data macro
macro ClearCSD_1SW6_Data
	and		[Port_3_Data_SHADE], ~1h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW20 address and mask equates
CSD_1SW20_Data_ADDR:	equ	ch
CSD_1SW20_DriveMode_0_ADDR:	equ	10ch
CSD_1SW20_DriveMode_1_ADDR:	equ	10dh
CSD_1SW20_DriveMode_2_ADDR:	equ	fh
CSD_1SW20_GlobalSelect_ADDR:	equ	eh
CSD_1SW20_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW20_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW20_IntEn_ADDR:	equ	dh
CSD_1SW20_MASK:	equ	2h
CSD_1SW20_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW20_Data access macros
;   GetCSD_1SW20_Data macro, return in a
macro GetCSD_1SW20_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 2h
endm
;   SetCSD_1SW20_Data macro
macro SetCSD_1SW20_Data
	or		[Port_3_Data_SHADE], 2h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW20_Data macro
macro ClearCSD_1SW20_Data
	and		[Port_3_Data_SHADE], ~2h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW13 address and mask equates
CSD_1SW13_Data_ADDR:	equ	ch
CSD_1SW13_DriveMode_0_ADDR:	equ	10ch
CSD_1SW13_DriveMode_1_ADDR:	equ	10dh
CSD_1SW13_DriveMode_2_ADDR:	equ	fh
CSD_1SW13_GlobalSelect_ADDR:	equ	eh
CSD_1SW13_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW13_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW13_IntEn_ADDR:	equ	dh
CSD_1SW13_MASK:	equ	4h
CSD_1SW13_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW13_Data access macros
;   GetCSD_1SW13_Data macro, return in a
macro GetCSD_1SW13_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 4h
endm
;   SetCSD_1SW13_Data macro
macro SetCSD_1SW13_Data
	or		[Port_3_Data_SHADE], 4h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW13_Data macro
macro ClearCSD_1SW13_Data
	and		[Port_3_Data_SHADE], ~4h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW24 address and mask equates
CSD_1SW24_Data_ADDR:	equ	ch
CSD_1SW24_DriveMode_0_ADDR:	equ	10ch
CSD_1SW24_DriveMode_1_ADDR:	equ	10dh
CSD_1SW24_DriveMode_2_ADDR:	equ	fh
CSD_1SW24_GlobalSelect_ADDR:	equ	eh
CSD_1SW24_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW24_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW24_IntEn_ADDR:	equ	dh
CSD_1SW24_MASK:	equ	8h
CSD_1SW24_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW24_Data access macros
;   GetCSD_1SW24_Data macro, return in a
macro GetCSD_1SW24_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 8h
endm
;   SetCSD_1SW24_Data macro
macro SetCSD_1SW24_Data
	or		[Port_3_Data_SHADE], 8h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW24_Data macro
macro ClearCSD_1SW24_Data
	and		[Port_3_Data_SHADE], ~8h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW2 address and mask equates
CSD_1SW2_Data_ADDR:	equ	ch
CSD_1SW2_DriveMode_0_ADDR:	equ	10ch
CSD_1SW2_DriveMode_1_ADDR:	equ	10dh
CSD_1SW2_DriveMode_2_ADDR:	equ	fh
CSD_1SW2_GlobalSelect_ADDR:	equ	eh
CSD_1SW2_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW2_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW2_IntEn_ADDR:	equ	dh
CSD_1SW2_MASK:	equ	10h
CSD_1SW2_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW2_Data access macros
;   GetCSD_1SW2_Data macro, return in a
macro GetCSD_1SW2_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 10h
endm
;   SetCSD_1SW2_Data macro
macro SetCSD_1SW2_Data
	or		[Port_3_Data_SHADE], 10h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW2_Data macro
macro ClearCSD_1SW2_Data
	and		[Port_3_Data_SHADE], ~10h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW31 address and mask equates
CSD_1SW31_Data_ADDR:	equ	ch
CSD_1SW31_DriveMode_0_ADDR:	equ	10ch
CSD_1SW31_DriveMode_1_ADDR:	equ	10dh
CSD_1SW31_DriveMode_2_ADDR:	equ	fh
CSD_1SW31_GlobalSelect_ADDR:	equ	eh
CSD_1SW31_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW31_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW31_IntEn_ADDR:	equ	dh
CSD_1SW31_MASK:	equ	20h
CSD_1SW31_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW31_Data access macros
;   GetCSD_1SW31_Data macro, return in a
macro GetCSD_1SW31_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 20h
endm
;   SetCSD_1SW31_Data macro
macro SetCSD_1SW31_Data
	or		[Port_3_Data_SHADE], 20h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW31_Data macro
macro ClearCSD_1SW31_Data
	and		[Port_3_Data_SHADE], ~20h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW7 address and mask equates
CSD_1SW7_Data_ADDR:	equ	ch
CSD_1SW7_DriveMode_0_ADDR:	equ	10ch
CSD_1SW7_DriveMode_1_ADDR:	equ	10dh
CSD_1SW7_DriveMode_2_ADDR:	equ	fh
CSD_1SW7_GlobalSelect_ADDR:	equ	eh
CSD_1SW7_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW7_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW7_IntEn_ADDR:	equ	dh
CSD_1SW7_MASK:	equ	40h
CSD_1SW7_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW7_Data access macros
;   GetCSD_1SW7_Data macro, return in a
macro GetCSD_1SW7_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 40h
endm
;   SetCSD_1SW7_Data macro
macro SetCSD_1SW7_Data
	or		[Port_3_Data_SHADE], 40h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW7_Data macro
macro ClearCSD_1SW7_Data
	and		[Port_3_Data_SHADE], ~40h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW25 address and mask equates
CSD_1SW25_Data_ADDR:	equ	ch
CSD_1SW25_DriveMode_0_ADDR:	equ	10ch
CSD_1SW25_DriveMode_1_ADDR:	equ	10dh
CSD_1SW25_DriveMode_2_ADDR:	equ	fh
CSD_1SW25_GlobalSelect_ADDR:	equ	eh
CSD_1SW25_IntCtrl_0_ADDR:	equ	10eh
CSD_1SW25_IntCtrl_1_ADDR:	equ	10fh
CSD_1SW25_IntEn_ADDR:	equ	dh
CSD_1SW25_MASK:	equ	80h
CSD_1SW25_MUXBusCtrl_ADDR:	equ	1dbh
; CSD_1SW25_Data access macros
;   GetCSD_1SW25_Data macro, return in a
macro GetCSD_1SW25_Data
	mov		a,[Port_3_Data_SHADE]
	and		a, 80h
endm
;   SetCSD_1SW25_Data macro
macro SetCSD_1SW25_Data
	or		[Port_3_Data_SHADE], 80h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm
;   SetCSD_1SW25_Data macro
macro ClearCSD_1SW25_Data
	and		[Port_3_Data_SHADE], ~80h
	mov		reg[Port_3_Data], [Port_3_Data_SHADE]
endm

; CSD_1SW14 address and mask equates
CSD_1SW14_Data_ADDR:	equ	10h
CSD_1SW14_DriveMode_0_ADDR:	equ	110h
CSD_1SW14_DriveMode_1_ADDR:	equ	111h
CSD_1SW14_DriveMode_2_ADDR:	equ	13h
CSD_1SW14_GlobalSelect_ADDR:	equ	12h
CSD_1SW14_IntCtrl_0_ADDR:	equ	112h
CSD_1SW14_IntCtrl_1_ADDR:	equ	113h
CSD_1SW14_IntEn_ADDR:	equ	11h
CSD_1SW14_MASK:	equ	1h
CSD_1SW14_MUXBusCtrl_ADDR:	equ	1ech
; CSD_1SW14_Data access macros
;   GetCSD_1SW14_Data macro, return in a
macro GetCSD_1SW14_Data
	mov		a,[Port_4_Data_SHADE]
	and		a, 1h
endm
;   SetCSD_1SW14_Data macro
macro SetCSD_1SW14_Data
	or		[Port_4_Data_SHADE], 1h
	mov		reg[Port_4_Data], [Port_4_Data_SHADE]
endm
;   SetCSD_1SW14_Data macro
macro ClearCSD_1SW14_Data
	and		[Port_4_Data_SHADE], ~1h
	mov		reg[Port_4_Data], [Port_4_Data_SHADE]
endm

; CSD_1SW32 address and mask equates
CSD_1SW32_Data_ADDR:	equ	10h
CSD_1SW32_DriveMode_0_ADDR:	equ	110h
CSD_1SW32_DriveMode_1_ADDR:	equ	111h
CSD_1SW32_DriveMode_2_ADDR:	equ	13h
CSD_1SW32_GlobalSelect_ADDR:	equ	12h
CSD_1SW32_IntCtrl_0_ADDR:	equ	112h
CSD_1SW32_IntCtrl_1_ADDR:	equ	113h
CSD_1SW32_IntEn_ADDR:	equ	11h
CSD_1SW32_MASK:	equ	2h
CSD_1SW32_MUXBusCtrl_ADDR:	equ	1ech
; CSD_1SW32_Data access macros
;   GetCSD_1SW32_Data macro, return in a
macro GetCSD_1SW32_Data
	mov		a,[Port_4_Data_SHADE]
	and		a, 2h
endm
;   SetCSD_1SW32_Data macro
macro SetCSD_1SW32_Data
	or		[Port_4_Data_SHADE], 2h
	mov		reg[Port_4_Data], [Port_4_Data_SHADE]
endm
;   SetCSD_1SW32_Data macro
macro ClearCSD_1SW32_Data
	and		[Port_4_Data_SHADE], ~2h
	mov		reg[Port_4_Data], [Port_4_Data_SHADE]
endm

; CSD_1SW0 address and mask equates
CSD_1SW0_Data_ADDR:	equ	10h
CSD_1SW0_DriveMode_0_ADDR:	equ	110h
CSD_1SW0_DriveMode_1_ADDR:	equ	111h
CSD_1SW0_DriveMode_2_ADDR:	equ	13h
CSD_1SW0_GlobalSelect_ADDR:	equ	12h
CSD_1SW0_IntCtrl_0_ADDR:	equ	112h
CSD_1SW0_IntCtrl_1_ADDR:	equ	113h
CSD_1SW0_IntEn_ADDR:	equ	11h
CSD_1SW0_MASK:	equ	4h
CSD_1SW0_MUXBusCtrl_ADDR:	equ	1ech
; CSD_1SW0_Data access macros
;   GetCSD_1SW0_Data macro, return in a
macro GetCSD_1SW0_Data
	mov		a,[Port_4_Data_SHADE]
	and		a, 4h
endm
;   SetCSD_1SW0_Data macro
macro SetCSD_1SW0_Data
	or		[Port_4_Data_SHADE], 4h