📄 pnl_lg07_at.h
字号:
0xE7, 0x00,
0xE0, 0x01,
0xF4, 0x05,
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x20, 0xC5,
0x00, 0x00, 0x90, 0x1C,
#endif
-1
};
BYTE code tSyncCVBSPALTable[] =
{
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
//20050921 (set bit3 to avoid BK0_1D produce wrong message for VCR)
1, BK0_03_IPCTRL2, // Set Capture
0x88, // BK0_03_IPCTRL2,
#if DEMODULELATOR_MODE
9, BK0_05_SPRVST_L, // Set Capture
#if ((MARIA_TYPE_SEL == MARIA_2) && ENABLE_VD_DSP)
0x0F, 0x00, // BK0_05_SPRVST_L, BK0_06_SPRVST_H
#else
0x28, 0x00, // BK0_05_SPRVST_L, BK0_06_SPRVST_H //20050921 To complement V-shift due to set the BK0_03[3]
#endif
0x51, 0x00, // BK0_07_SPRHST_L, BK0_08_SPRHST_H
0x42, 0x02,
0xE0, 0x02, // BK0_0B_SPRHDC_L, BK0_0C_SPRHDC_H
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x80, 0xC5, // BK0_30_SRH_L, BK0_31_SRH_M, BK0_32_SRH_H
0x00, 0x3F, 0x93, 0x1C,
#else
9, BK0_05_SPRVST_L, // Set Capture
0x2C, 0x00,
0x40, 0x01,
0x42, 0x02,
0x60, 0x07,
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x40, 0xC4,
0x00, 0x3F, 0x93, 0x1C,
#endif
-1
};
/***************************** S-VIDEO Timing Table **************************/
BYTE code tSyncSVideoNTSCTable[] =
{
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
//20050921 (set bit3 to avoid BK0_1D produce wrong message for VCR)
1, BK0_03_IPCTRL2, // Set Capture
0x88, // BK0_03_IPCTRL2,
#if DEMODULELATOR_MODE
9, BK0_05_SPRVST_L, // Set Capture
// 0x2A, 0x00,
0x1B, 0x00, // BK0_05_SPRVST_L, BK0_06_SPRVST_H //20050921 To complement V-shift due to set the BK0_03[3]
0x3A, 0x00, // BK0_07_SPRHST_L, BK0_08_SPRHST_H
0xE0, 0x01,
0xFC, 0x02, // BK0_0B_SPRHDC_L, BK0_0C_SPRHDC_H
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x80, 0xC5,
0x00, 0x00, 0x90, 0x10,
#else
9, BK0_05_SPRVST_L, // Set Capture
0x20, 0x00,
0xB3, 0x00,
0xE0, 0x01,
0xF9, 0x05,
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x40, 0xC5,
0x00, 0x00, 0x90, 0x1C,
#endif
-1
};
BYTE code tSyncSVideoPALTable[] =
{
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
//20050921 (set bit3 to avoid BK0_1D produce wrong message for VCR)
1, BK0_03_IPCTRL2, // Set Capture
0x88, // BK0_03_IPCTRL2,
#if DEMODULELATOR_MODE
9, BK0_05_SPRVST_L, // Set Capture
//0x2C, 0x00,
0x28, 0x00, // BK0_05_SPRVST_L, BK0_06_SPRVST_H //20050921 To complement V-shift due to set the BK0_03[3]
0x45, 0x00, // BK0_07_SPRHST_L, BK0_08_SPRHST_H
0x42, 0x02,
0xE0, 0x02, // BK0_0B_SPRHDC_L, BK0_0C_SPRHDC_H
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x80, 0xC5, // BK0_30_SRH_L, BK0_31_SRH_M, BK0_32_SRH_H
0x00, 0x3F, 0x93, 0x1C,
#else
9, BK0_05_SPRVST_L, // Set Capture
0x28, 0x00,
0x0B, 0x01,
0x42, 0x02,
0x60, 0x07,
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x40, 0xC4,
0x00, 0x3F, 0x93, 0x1C,
#endif
-1
};
/******************************* VGA Timing Table ****************************/
BYTE code tSyncVGAModeTable[] =
{
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
11, BK0_03_IPCTRL2, // Set Capture
0x90, 0x03,
0x1E, 0x00,
0x32, 0x00,
0xE0, 0x01,
0x82, 0x02,
0x00,
3, BK0_0F_ASCTRL, //
0x00, 0x00, 0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x00, 0xCC,
0x00, 0x00, 0xA0, 0x10,
1, GEN_00_REGBK, // select register bank ADC
REGBANKADC,
2, BK1_02_PLLDIVM, // ADC sample clock setting
0x31, 0xD0,
2, BK1_10_CLKCTRL1, // ADC phase setting
0x00, 0x08, // BK1_10_CLKCTRL1, BK1_11_CLKCTRL2
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
-1
};
/************************** Component Timing Table ***************************/
/***** Interlace input *****/
BYTE code tSyncYCbCrNTSCTable[] =
{
1, GEN_00_REGBK, // select register bank ADC
REGBANKADC, // 00h
2, BK1_02_PLLDIVM, // ADC sample clock setting
0x6B, 0x10, // BK1.02h, BK1.03h
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
9, BK0_05_SPRVST_L, // Set Capture
0x07, 0x00, // BK0_05_SPRVST_L, BK0_06_SPRVST_H
0x80, 0x00, // BK0_07_SPRHST_L, BK0_08_SPRHST_H
0xF0, 0x01, // BK0_09_SPRVDC_L, BK0_0A_SPRVDC_H
0xA8, 0x05, // BK0_0B_SPRHDC_L, BK0_0C_SPRHDC_H
0x00, // BK0_0D_LYL
1, BK0_0F_ASCTRL, // Line buffer
0x10, // BK0.0Fh
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x30, 0xC9, // BK0_30_SRH_L, BK0_31_SRH_M, BK0_32_SRH_H
0x00, 0xBC, 0x87, 0x1C, // BK0_33_SRV_L, BK0_34_SRV_M, BK0_35_SRV_H, BK0_36_VDSUSG
-1,
};
BYTE code tSyncYCbCrPALTable[] =
{
1, GEN_00_REGBK, // select register bank ADC
REGBANKADC, // 00h
2, BK1_02_PLLDIVM, // ADC sample clock setting
0x6B, 0xD0, // BK1.02h, BK1.03h
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
9, BK0_05_SPRVST_L, // Set Capture
0x12, 0x00, // BK0_05_SPRVST_L, BK0_06_SPRVST_H
0xA8, 0x00, // BK0_07_SPRHST_L, BK0_08_SPRHST_H
0x58, 0x02, // BK0_09_SPRVDC_L, BK0_0A_SPRVDC_H
0xA8, 0x05, // BK0_0B_SPRHDC_L, BK0_0C_SPRHDC_H
0x00, // BK0_0D_LYL
1, BK0_0F_ASCTRL, // Line buffer
0x10, // BK0.0Fh
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x58, 0xC9, // BK0_30_SRH_L, BK0_31_SRH_M, BK0_32_SRH_H
0x00, 0x58, 0x89, 0x1C, // BK0_33_SRV_L, BK0_34_SRV_M, BK0_35_SRV_H, BK0_36_VDSUSG
-1,
};
/***** Non-Interlace input *****/
BYTE code tSyncYPbPrNTSCTable[] =
{
1, GEN_00_REGBK, // select register bank ADC
REGBANKADC, // 00h
2, BK1_02_PLLDIVM, // ADC sample clock setting
0x6B, 0x10, // BK1.02h, BK1.03h
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
9, BK0_05_SPRVST_L, // Set Capture
0x04, 0x00,
0x6A, 0x00,
0xF0, 0x01,
0xA8, 0x05,
0x00,
1, BK0_0F_ASCTRL, // Line buffer
0x10, // BK0.0Fh
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x30, 0xC9,
0x00, 0x90, 0x8F, 0x0C,
-1,
};
BYTE code tSyncYPbPrPALTable[] =
{
1, GEN_00_REGBK, // select register bank ADC
REGBANKADC, // 00h
2, BK1_02_PLLDIVM, // ADC sample clock setting
0x6B, 0xD0, // BK1.02h, BK1.03h
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
9, BK0_05_SPRVST_L, // Set Capture
0x07, 0x00,
0x98, 0x00,
0x58, 0x02,
0xA8, 0x05,
0x00,
1, BK0_0F_ASCTRL, // Line buffer
0x10, // BK0.0Fh
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0xC0, 0xC9,
0x00, 0xC8, 0x92, 0x0C,
-1,
};
/**************************** CCIR656 Timing Table ***************************/
BYTE code tSyncCCIRNTSCTable[] =
{
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
9, BK0_05_SPRVST_L, // Set Capture
0x20, 0x00,
0x08, 0x00,
0xE7, 0x01,
0xA0, 0x05,
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x80, 0xC5,
0x00, 0x00, 0x90, 0x1C,
-1,
};
BYTE code tSyncCCIRPALTable[] =
{
1, GEN_00_REGBK, // select register bank scaler
REGBANKSCALER,
9, BK0_05_SPRVST_L, // Set Capture
0x16, 0x00,
0x08, 0x00,
0x58, 0x02,
0xA0, 0x05,
0x00,
7, BK0_30_SRH_L, // Set H&V scaling rate
0x00, 0x80, 0xC5,
0x00, 0xD0, 0x93, 0x10,
-1,
};
#endif //_SYNC_C_
///////////////////////////////////////////////////////
// TCON setting
///////////////////////////////////////////////////////
// PTC Mode setting
#define SET_PTC_MODE1 0x8E // PTC_MODE1(0xD0)
#define SET_PTC_MODE2 0x60 // PTC_MODE2(0xD1) ORG:0x18
#define SET_PTC_MODE3 0xC1 // PTC_MODE3(0xD2)
// PTC Timming Setting
#define SET_FRP_TRAN 0x1C // GPO_FRP_TRAN(0xDC)
#define SET_STH_START 0x2C // GPO_STH_START(0xDD) ORG:0x2D
#define SET_STH_WIDTH 0x02 // GPO_STH_WIDTH(0xDE)
#define SET_OEH_START 0x23 // GPO_OEH_START(0xDF)
#define SET_OEH_WIDTH 0x0C // GPO_OEH_WIDTH(0xE0)
#define SET_OEV_START 0x8F // GPO_OEV_START(0xE1)
#define SET_OEV_WIDTH 0x0F // GPO_OEV_WIDTH(0xE2)
#define SET_CKV_START 0x28 // GPO_CKV_START(0xE3)
#define SET_CKV_START2 0x00 // GPO_CKV_START2(0xE4)
#define SET_CKV_WIDTH 0x64 // GPO_CKV_WIDTH(0xE5)
#define SET_STV_LINE_TH 0x42 // GPO_STV_LINE_TH(0xE6)
#define SET_STV_START 0x33 // GPO_STV_START(0xE7)
#define SET_STV_WIDTH 0x02 // GPO_STV_WIDTH(0xE8)
#define SET_OEV2_START 0x02 // GPO_OEV2_START(0xE9)
#define SET_OEV3_START 0x04 // GPO_OEV3_START(0xEA)
#define SET_H_ST_DLY_L 0x04 // H_ST_DLY_L(0xEB)
#define SET_H_ST_DLY_H 0xA4 // H_ST_DLY_H(0xEC)
#define SET_CLK_DLY_SYNC_OUT 0x00 // CLK_DLY_SYNC_OUT(0xED)
#define SET_CKV_END2 0x28 // GPO_CKV_END2(0xEE)
#define SET_Q1H 0x00 // Q1H_SETTING(0xEF)
#define SET_OEV2_WIDTH 0x82 // GPO_OEV2_WIDTH(0xCD)
#define SET_OEV3_WIDTH 0xAD // GPO_OEV3_WIDTH(0xCE)
#define SET_OEV_DELTA 0x34 // GPO_OEV_DELTA(0xCF)
// VCOM setting
#define SET_BVOM_DC 0xA7 //0xAF(DYSON) // BVOM_DC(0x43)
#define SET_BVOM_OUT 0x59 //0xA0(DYSON) // BVOM_OUT(0x44)
// DAC setting
#define SET_VDAC_ADJ1 0x07 // VADC_ADJ1(0xAA)
#define SET_VDAC_ADJ2 0x00 // VDAC_ADJ2(0xAB)
// Backlight PWM setting
#define SET_BACKLIGHT_PWM 0x50 // for Bk1.F4h initial setting
#endif // __LG7_H
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -