📄 pll0_waveforms.html
字号:
<html>
<head>
<title>Sample Waveforms for PLL0.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file PLL0.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design PLL0.vhd. The design PLL0.vhd has Cyclone II FAST pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 8421 ps. Input port PLLENA is used. This port is active high. When deasserted, it will cause the PLL to unlock, and the LOCKED port and all CLK outputs will drop to zero. </P>
<CENTER><img src=PLL0_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing NORMAL mode operation. </CENTER></P>
<P><FONT size=3></P>
<P></P>
</body>
</html>
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -