📄 top.gfl

📁 主持人按开始抢答后
💻 GFL
📖 第 1 页 / 共 4 页
字号:
12 3 4 下一页
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
bjq.spl
__projnav/vhd2spl.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
dsq.spl
__projnav/vhd2spl.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
fpq.spl
__projnav/vhd2spl.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
ymq.spl
__projnav/vhd2spl.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# ModelSim : Simulate Behavioral VHDL Model
testbench.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
bjq_bjqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
dsq_dsqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
ymq_ymqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
ymq_ymqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
bjq_bjqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
ymq.spl
__projnav/vhd2spl.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
bjq.spl
__projnav/vhd2spl.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
testbench.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
testbench.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
fpq_fpqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
fpq.spl
__projnav/vhd2spl.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# XST (Creating Lso File) : 
top.lso
# Check Syntax
top.stx
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# ModelSim : Simulate Behavioral VHDL Model
dsq_dsqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
dsq_dsqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
dsq_dsqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
dsq_dsqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
dsq_dsqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
dsq_dsqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
dsq.spl
__projnav/vhd2spl.err
# ModelSim : Simulate Behavioral VHDL Model
bjq_bjqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
bjq_bjqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
bjq_bjqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
bjq.spl
__projnav/vhd2spl.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
fpq_fpqaaa_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
fpq.spl
__projnav/vhd2spl.err
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# XST (Creating Lso File) : 
top.lso
# Check Syntax
top.stx
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Launch ModelSim Simulator
top.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
testbench.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# ModelSim : Simulate Behavioral VHDL Model
testbench.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# XST (Creating Lso File) : 
top.lso
# xst flow : RunXST
top.syr
top.prj
top.sprj
top.ana
top.stx
top.cmd_log
top.ngc
top.ngr
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
.untf
top.cmd_log
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
top.ucf.untf
top.cmd_log
# Implementation : Map
top_map.ncd
top.ngm
top.pcf
top.nc1
top.mrp
top_map.mrp
top.mdf
__projnav/map.log
top.cmd_log
MAP_NO_GUIDE_FILE_CPF "top"
# Implmentation : Post-Place & Route Timing
__projnav/ncdTOtwr_tcl.rsp
__projnav/posttrc.log
top.twr
top.twx
top.tsi
top.cmd_log
# Implmentation : Place & Route
__projnav/nc1TOncd_tcl.rsp
top.ncd
top.par
top.pad
top_pad.txt
top_pad.csv
top.pad_txt
top.dly
reportgen.log
top.xpi
top.grf
top.itr
top_last_par.ncd
__projnav/par.log
top.placed_ncd_tracker
top.routed_ncd_tracker
top.cmd_log
PAR_NO_GUIDE_FILE_CPF "top"
# Generate Programming File
__projnav/top_ncdTOut_tcl.rsp
__projnav/bitgen.rsp
bitgen.ut
top.ut
# Programming File Generation Report
top.bgn
top.rbt
top.ll
top.msk
top.drc
top.nky
top.bit
top.bin
top.isc
top.cmd_log
# Configure Device (iMPACT)
top.prm
top.isc
top.svf
xilinx.sys
top.mcs
top.exo
top.hex
top.tek
top.dst
top.dst_compressed
top.mpm
_impact.cmd
_impact.log
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
top.ucf.untf
top.cmd_log
# Implementation : Map
top_map.ncd
top.ngm
top.pcf
top.nc1
top.mrp
top_map.mrp
top.mdf
__projnav/map.log
top.cmd_log
MAP_NO_GUIDE_FILE_CPF "top"
# Implmentation : Post-Place & Route Timing
__projnav/ncdTOtwr_tcl.rsp
__projnav/posttrc.log
top.twr
top.twx
top.tsi
top.cmd_log
# Implmentation : Place & Route
__projnav/nc1TOncd_tcl.rsp
top.ncd
top.par
top.pad
top_pad.txt
top_pad.csv
top.pad_txt
top.dly
reportgen.log
top.xpi
top.grf
top.itr
top_last_par.ncd
__projnav/par.log
top.placed_ncd_tracker
top.routed_ncd_tracker
top.cmd_log
PAR_NO_GUIDE_FILE_CPF "top"
# Generate Programming File
__projnav/top_ncdTOut_tcl.rsp
__projnav/bitgen.rsp
bitgen.ut
top.ut
# Programming File Generation Report
top.bgn
top.rbt
top.ll
top.msk
top.drc
top.nky
top.bit
top.bin
top.isc
top.cmd_log
# Configure Device (iMPACT)
top.prm
top.isc
top.svf
xilinx.sys
top.mcs
top.exo
top.hex
top.tek
top.dst
top.dst_compressed
top.mpm
_impact.cmd
_impact.log
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
top.ucf.untf
top.cmd_log
# Implementation : Map
top_map.ncd
top.ngm
top.pcf
top.nc1
top.mrp
top_map.mrp
top.mdf
__projnav/map.log
top.cmd_log
MAP_NO_GUIDE_FILE_CPF "top"
# Implmentation : Post-Place & Route Timing
__projnav/ncdTOtwr_tcl.rsp
__projnav/posttrc.log
top.twr
top.twx
top.tsi
top.cmd_log
# Implmentation : Place & Route
__projnav/nc1TOncd_tcl.rsp
top.ncd
top.par
top.pad
top_pad.txt
top_pad.csv
top.pad_txt
top.dly
reportgen.log
top.xpi
top.grf
top.itr
top_last_par.ncd
__projnav/par.log
top.placed_ncd_tracker
top.routed_ncd_tracker
top.cmd_log
PAR_NO_GUIDE_FILE_CPF "top"
# Generate Programming File
__projnav/top_ncdTOut_tcl.rsp
__projnav/bitgen.rsp
bitgen.ut
top.ut
# Programming File Generation Report
top.bgn
top.rbt
top.ll
top.msk
top.drc
top.nky
top.bit
top.bin
top.isc
top.cmd_log
# Configure Device (iMPACT)
top.prm
top.isc
top.svf
xilinx.sys
top.mcs
top.exo
top.hex
top.tek
top.dst
top.dst_compressed
top.mpm
_impact.cmd
_impact.log
# View RTL Schematic
top.ngr
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
top.ucf.untf
top.cmd_log
# Implementation : Map
top_map.ncd
top.ngm
top.pcf
top.nc1
top.mrp
top_map.mrp
top.mdf
__projnav/map.log
top.cmd_log
MAP_NO_GUIDE_FILE_CPF "top"
# Implmentation : Post-Place & Route Timing
__projnav/ncdTOtwr_tcl.rsp
__projnav/posttrc.log
top.twr
top.twx
top.tsi
top.cmd_log
# Implmentation : Place & Route
__projnav/nc1TOncd_tcl.rsp
top.ncd
top.par
top.pad
top_pad.txt
top_pad.csv
top.pad_txt
top.dly
reportgen.log
top.xpi
top.grf
top.itr
top_last_par.ncd
__projnav/par.log
top.placed_ncd_tracker
top.routed_ncd_tracker
top.cmd_log
PAR_NO_GUIDE_FILE_CPF "top"
# Generate Programming File
__projnav/top_ncdTOut_tcl.rsp
__projnav/bitgen.rsp
bitgen.ut
top.ut
# Generate Programming File
top.bgn
top.rbt
top.ll
top.msk
top.drc
top.nky
top.bit
top.bin
top.isc
top.cmd_log
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
top.ucf.untf
top.cmd_log
# Implementation : Map
top_map.ncd
top.ngm
top.pcf
top.nc1
top.mrp
top_map.mrp
top.mdf
__projnav/map.log
top.cmd_log
MAP_NO_GUIDE_FILE_CPF "top"
# Implmentation : Post-Place & Route Timing
__projnav/ncdTOtwr_tcl.rsp
__projnav/posttrc.log
top.twr
top.twx
top.tsi
top.cmd_log
# Implmentation : Place & Route
__projnav/nc1TOncd_tcl.rsp
top.ncd
top.par
top.pad
top_pad.txt
top_pad.csv
top.pad_txt
top.dly
reportgen.log
top.xpi
top.grf
top.itr
top_last_par.ncd
__projnav/par.log
top.placed_ncd_tracker
top.routed_ncd_tracker
top.cmd_log
PAR_NO_GUIDE_FILE_CPF "top"
# Generate Programming File
__projnav/top_ncdTOut_tcl.rsp
__projnav/bitgen.rsp
bitgen.ut
top.ut
# Programming File Generation Report
top.bgn
top.rbt
top.ll
top.msk
top.drc
top.nky
top.bit
top.bin
top.isc
top.cmd_log
# Configure Device (iMPACT)
top.prm
top.isc
top.svf
xilinx.sys
top.mcs
top.exo
top.hex
top.tek
top.dst
top.dst_compressed
top.mpm
_impact.cmd
_impact.log
# ProjNav -> New -> Test Bench
__projnav/createTB.err
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdq_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdq_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Assign Package Pins
__projnav/parentAssignPackagePinsApp_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# XST (Creating Lso File) : 
top.lso
# xst flow : RunXST
top.syr
top.prj
top.sprj
top.ana
top.stx
top.cmd_log
top.ngc
top.ngr
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
top.ucf.untf
top.cmd_log
# Assign Package Pins
__projnav/parentAssignPackagePinsApp_tcl.rsp
# Implmentation : Translate
__projnav/ngdbuild.err
__projnav/ednTOngd_tcl.rsp
e:\王健根2401102016\top/_ngo
top.ngd
top_ngdbuild.nav
top.bld
top.ucf.untf
top.cmd_log
# Implementation : Map
top_map.ncd
top.ngm
top.pcf
top.nc1
top.mrp
top_map.mrp
top.mdf
__projnav/map.log
top.cmd_log
MAP_NO_GUIDE_FILE_CPF "top"
# Implmentation : Post-Place & Route Timing
__projnav/ncdTOtwr_tcl.rsp
__projnav/posttrc.log
top.twr
top.twx
top.tsi
top.cmd_log
# Implmentation : Place & Route
__projnav/nc1TOncd_tcl.rsp
top.ncd
top.par
top.pad
top_pad.txt
top_pad.csv
top.pad_txt
top.dly
reportgen.log
top.xpi
top.grf
top.itr
top_last_par.ncd
__projnav/par.log
top.placed_ncd_tracker
top.routed_ncd_tracker
top.cmd_log
PAR_NO_GUIDE_FILE_CPF "top"
# Generate Programming File
__projnav/top_ncdTOut_tcl.rsp
__projnav/bitgen.rsp
bitgen.ut
top.ut
# Programming File Generation Report
top.bgn
top.rbt
top.ll
top.msk
top.drc
top.nky
top.bit
top.bin
top.isc
top.cmd_log
# Configure Device (iMPACT)
top.prm
top.isc
top.svf
xilinx.sys
top.mcs
top.exo
top.hex
top.tek
top.dst
top.dst_compressed
top.mpm
_impact.cmd
_impact.log
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdq_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdq_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
qdq_qdq_vhd_tb.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# VHDL : Create Schematic Symbol
__projnav/tb.rsp
qdq.spl
__projnav/vhd2spl.err
# Schematic : PDCL (jhdparse)
__projnav/top_jhdparse_tcl.rsp
# Assign Package Pins
__projnav/parentAssignPackagePinsApp_tcl.rsp
# Schematic : View VHDL Functional Model
top.vhf
top.cmd_log
# XST (Creating Lso File) : 
top.lso
# xst flow : RunXST
top.syr
top.prj
top.sprj
top.ana
12 3 4 下一页
⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -