bufgs.vhd

来自「《精通 Protel DXP 2004 电路设计》」· VHDL 代码 · 共 19 行

   ---------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

entity BUFGS is
  port(I : in std_logic;
       O : out std_logic);
end BUFGS;

architecture RTL of BUFGS is
begin
  O <= I;
end;
---------------------------------------------------------------------