bufgs.vhd

来自「Protel2004电路设计从基础到实践 源代码」· VHDL 代码 · 共 15 行

---------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

entity BUFGS is
  port(I : in std_logic;
       O : out std_logic);
end BUFGS;

architecture RTL of BUFGS is
begin
  O <= I;
end;
---------------------------------------------------------------------