📄 pn_timesim.sdf
字号:
(DELAYFILE (SDFVERSION "3.0") (DESIGN "pn") (DATE "Tue Apr 10 22:33:00 2007") (VENDOR "Xilinx") (PROGRAM "Xilinx SDF Writer") (VERSION "H.38") (DIVIDER /) (TIMESCALE 1 ps) (CELL (CELLTYPE "X_BUF") (INSTANCE clk_II_UIM_0) (DELAY (ABSOLUTE (IOPATH I O ( 1700 )( 1700 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_10_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_11_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_12_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_13_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_14_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_15_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_1_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_2_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_3_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_4_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_5_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_6_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_7_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_8_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_9_Q) (DELAY (ABSOLUTE (IOPATH I O ( 2000 )( 2000 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_10_MC_Q_1) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE seq_10_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE seq_10_MC_D_4) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE seq_10_MC_D1_5) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE registers_3_Q) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE registers_3_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE registers_3_MC_D_7) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE registers_3_MC_D1_8) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE new_reg_4_Q_10) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE new_reg_4_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE new_reg_4_MC_D_11) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE new_reg_4_MC_D2_PT_0_13) (DELAY (ABSOLUTE (PORT I0 ( 3000 )( 3000 )) (PORT I1 ( 3000 )( 3000 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE new_reg_4_MC_D2_PT_1_14) (DELAY (ABSOLUTE (PORT I0 ( 3000 )( 3000 )) (PORT I1 ( 3000 )( 3000 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_OR2") (INSTANCE new_reg_4_MC_D2_15) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE registers_0_16) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE registers_0_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE registers_0_MC_D_17) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE registers_0_MC_D1_18) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE new_reg_1_Q_20) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE new_reg_1_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE new_reg_1_MC_D_21) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE new_reg_1_MC_D1_22) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE registers_1_Q) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE registers_1_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE registers_1_MC_D_24) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE registers_1_MC_D1_25) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE new_reg_2_Q_27) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE new_reg_2_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE new_reg_2_MC_D_28) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE new_reg_2_MC_D1_29) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE registers_2_Q) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE registers_2_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE registers_2_MC_D_31) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE registers_2_MC_D1_32) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_9_MC_Q_34) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_9_MC_UIM_35) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE seq_9_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE seq_9_MC_D_36) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_AND2") (INSTANCE seq_9_MC_D1_37) (DELAY (ABSOLUTE (PORT I0 ( 2500 )( 2500 )) (PORT I1 ( 2500 )( 2500 )) (IOPATH I0 O ( 0 )( 0 )) (IOPATH I1 O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_BUF") (INSTANCE seq_11_MC_Q_39) (DELAY (ABSOLUTE (IOPATH I O ( 0 )( 0 )) ) ) ) (CELL (CELLTYPE "X_FF") (INSTANCE seq_11_MC_REG) (DELAY (ABSOLUTE (IOPATH CLK O ( 700 )( 700 )) (IOPATH SET O ( 1500 )( 1500 )) (IOPATH RST O ( 1500 )( 1500 )) ) ) (TIMINGCHECK (SETUPHOLD (posedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (negedge I) (posedge CLK) (1800)(700)) (SETUPHOLD (posedge CE) (posedge CLK) (0)(0)) (PERIOD (posedge CLK) (12000)) (WIDTH (posedge SET) (6000)) (WIDTH (posedge RST) (6000)) ) ) (CELL (CELLTYPE "X_XOR2") (INSTANCE seq_11_MC_D_40) (DELAY (ABSOLUTE (PORT I0 ( 0 )( 0 )) (PORT I1 ( 0 )( 0 )) (IOPATH I0 O ( 0 )( 0 ))
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -