📄 powerpll.mdl
字号:
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
Ac "1"
Fc "1e6"
Kc "10e6/32"
Ph "-pi/2"
}
Block {
BlockType SubSystem
Name "PFD"
Ports [2, 2]
Position [240, 70, 295, 130]
DropShadow on
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
FunctionWithSeparateData off
MaskHideContents off
System {
Name "PFD"
Location [541, 575, 1120, 915]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "100"
Block {
BlockType Inport
Name "ref"
Position [15, 43, 45, 57]
IconDisplay "Port number"
Port {
PortNumber 1
Name "Reference"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Inport
Name "var"
Position [15, 208, 45, 222]
Port "2"
IconDisplay "Port number"
Port {
PortNumber 1
Name "Variable"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Constant
Name "Constant"
Position [95, 110, 125, 140]
ShowName off
OutDataTypeMode "boolean"
}
Block {
BlockType Reference
Name "D Flip-Flop"
Ports [3, 2]
Position [205, 12, 250, 88]
SourceBlock "simulink_extras/Flip Flops/D Flip-Flop"
SourceType "DFlipFlop"
ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
}
Block {
BlockType Reference
Name "D Flip-Flop1"
Ports [3, 2]
Position [200, 177, 245, 253]
SourceBlock "simulink_extras/Flip Flops/D Flip-Flop"
SourceType "DFlipFlop"
ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
}
Block {
BlockType Logic
Name "Logical\nOperator"
Ports [2, 1]
Position [290, 112, 320, 143]
Orientation "left"
ShowName off
Operator "NAND"
}
Block {
BlockType Memory
Name "Memory"
Position [205, 115, 235, 145]
Orientation "left"
}
Block {
BlockType Terminator
Name "Terminator"
Position [275, 60, 295, 80]
ShowName off
}
Block {
BlockType Terminator
Name "Terminator1"
Position [285, 225, 305, 245]
ShowName off
}
Block {
BlockType Outport
Name "U"
Position [410, 23, 440, 37]
IconDisplay "Port number"
BusOutputAsStruct off
}
Block {
BlockType Outport
Name "D"
Position [420, 188, 450, 202]
Port "2"
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "D Flip-Flop"
SrcPort 2
DstBlock "Terminator"
DstPort 1
}
Line {
SrcBlock "D Flip-Flop1"
SrcPort 2
DstBlock "Terminator1"
DstPort 1
}
Line {
SrcBlock "Logical\nOperator"
SrcPort 1
DstBlock "Memory"
DstPort 1
}
Line {
Name "Reference"
Labels [1, 0]
SrcBlock "ref"
SrcPort 1
DstBlock "D Flip-Flop"
DstPort 2
}
Line {
Name "Variable"
Labels [1, 0]
SrcBlock "var"
SrcPort 1
DstBlock "D Flip-Flop1"
DstPort 2
}
Line {
SrcBlock "Constant"
SrcPort 1
Points [30, 0]
Branch {
Points [0, -100]
DstBlock "D Flip-Flop"
DstPort 1
}
Branch {
Points [0, 65]
DstBlock "D Flip-Flop1"
DstPort 1
}
}
Line {
SrcBlock "Memory"
SrcPort 1
Points [0, 0; -20, 0]
Branch {
Points [0, -55]
DstBlock "D Flip-Flop"
DstPort 3
}
Branch {
Points [0, 110]
DstBlock "D Flip-Flop1"
DstPort 3
}
}
Line {
SrcBlock "D Flip-Flop"
SrcPort 1
Points [0, 0; 85, 0]
Branch {
DstBlock "U"
DstPort 1
}
Branch {
Points [0, 90]
DstBlock "Logical\nOperator"
DstPort 1
}
}
Line {
SrcBlock "D Flip-Flop1"
SrcPort 1
Points [0, 0; 90, 0]
Branch {
DstBlock "D"
DstPort 1
}
Branch {
Points [0, -60]
DstBlock "Logical\nOperator"
DstPort 2
}
}
}
}
Block {
BlockType Sin
Name "Ref Osc"
Ports [0, 1]
Position [40, 70, 70, 100]
AttributesFormatString "%<Frequency> (rad/s)"
SineType "Time based"
Frequency "2*pi*1e6"
Phase "pi/2"
SampleTime "0"
}
Block {
BlockType Scope
Name "Scope"
Ports [2]
Position [175, 156, 205, 189]
Floating off
Location [88, 316, 587, 639]
Open off
NumInputPorts "2"
ZoomMode "xonly"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
axes2 "%<SignalLabel>"
}
TimeRange "5e-005"
YMin "-1.5~-1.5"
YMax "1.5~1.5"
SaveName "ScopeData4"
DataFormat "StructureWithTime"
LimitDataPoints off
SampleInput on
SampleTime "1e-8"
}
Block {
BlockType Scope
Name "Vco"
Ports [1]
Position [495, 84, 525, 116]
Floating off
Location [123, 400, 932, 644]
Open off
NumInputPorts "1"
ZoomMode "xonly"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
TimeRange "0.00012"
YMin "-2"
SaveName "ScopeData1"
DataFormat "StructureWithTime"
LimitDataPoints off
SampleTime "0"
}
Block {
BlockType Reference
Name "powergui"
Ports []
Position [15, 15, 75, 39]
UserDataPersistent on
FontSize 11
SourceBlock "powerlib/powergui"
SourceType "PSB option menu block"
ShowPortLabels "FromPortIcon"
SystemSampleTime "-1"
FunctionWithSeparateData off
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimulationMode "Continuous"
SampleTime "50e-6"
echomessages off
RestoreLinks "warning"
x0status "blocks"
Frange "[0:2:500]"
Ylog off
Xlog on
ShowGrid off
save off
variable "ZData"
ZoomFFT on
StartTime "0.0"
cycles "1"
DisplayStyle "1"
fundamental "60"
FreqAxis off
MaxFrequency "1000"
frequencyindice "0"
frequencyindicesteady "1"
RmsSteady "1"
display off
Ts "0"
frequency "60"
methode off
HookPort off
Interpol off
}
Line {
SrcBlock "Ref Osc"
SrcPort 1
Points [80, 0]
Branch {
Points [0, 80]
DstBlock "Scope"
DstPort 1
}
Branch {
DstBlock "PFD"
DstPort 1
}
}
Line {
SrcBlock "Continuous-Time\nVCO"
SrcPort 1
Points [-120, 0; 0, -135; 25, 0]
Branch {
Points [0, 65]
DstBlock "Scope"
DstPort 2
}
Branch {
DstBlock "PFD"
DstPort 2
}
}
Line {
Labels [0, 0]
SrcBlock "PFD"
SrcPort 1
DstBlock "Charge Pump\nLoop Filter"
DstPort 1
}
Line {
Labels [0, 0]
SrcBlock "PFD"
SrcPort 2
DstBlock "Charge Pump\nLoop Filter"
DstPort 2
}
Line {
SrcBlock "Charge Pump\nLoop Filter"
SrcPort 1
Points [50, 0]
Branch {
Points [0, 150]
DstBlock "Continuous-Time\nVCO"
DstPort 1
}
Branch {
DstBlock "Vco"
DstPort 1
}
}
Annotation {
Name "Charge Pump Phase-Locked Loop with digital Phas"
"e-Frequency Detector"
Position [295, 24]
DropShadow on
}
}
}
# Finite State Machines
#
# Stateflow Version 6.6 (R2007a) dated Jan 30 2007, 03:33:34
#
#
Stateflow {
machine {
id 1
name "powerpll"
created "16-Apr-2007 21:21:34"
isLibrary 0
firstTarget 2
sfVersion 66014000
}
target {
id 2
name "sfun"
description "Default Simulink S-Function Target."
machine 1
linkNode [1 0 0]
}
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -