c6mantiw.mdl

控制系统计算机辅助设计——MATLAB语言与应用(源代码）

Model {
  Name			  "c7mantiw"
  Version		  5.1
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  SortedOrder		  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Aug 05 14:23:37 2004"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Prof Xue Dingyu"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jan 06 09:05:15 2005"
  ModelVersionFormat	  "1.%<AutoIncrement:1>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  RTWExpressionDepthLimit 5
  SimulationMode	  "normal"
  Solver		  "ode45"
  SolverMode		  "Auto"
  StartTime		  "0.0"
  StopTime		  "10.0"
  MaxOrder		  5
  MaxStep		  "auto"
  MinStep		  "auto"
  MaxNumMinSteps	  "-1"
  InitialStep		  "auto"
  FixedStep		  "auto"
  RelTol		  "1e-3"
  AbsTol		  "auto"
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  Refine		  "1"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveTime		  on
  TimeSaveName		  "tout"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "yout"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Array"
  Decimation		  "1"
  LimitDataPoints	  on
  MaxDataPoints		  "1000"
  SignalLoggingName	  "sigsOut"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  RTWInlineParameters	  off
  BlockReductionOpt	  on
  BooleanDataType	  on
  ConditionallyExecuteInputs on
  ParameterPooling	  on
  OptimizeBlockIOStorage  on
  ZeroCross		  on
  AssertionControl	  "UseLocalSettings"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWSystemTargetFile	  "grt.tlc"
  RTWTemplateMakefile	  "grt_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DataTypeConversion
      DataType		      "auto"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ShowAdditionalParam     off
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      ZeroCross		      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      ShowAdditionalParam     off
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      ShowAdditionalParam     off
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      ShowAdditionalParam     off
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
    }
    Block {
      BlockType		      Saturate
      UpperLimit	      "0.5"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      ShowAdditionalParam     off
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      Realization	      "auto"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "c7mantiw"
    Location		    [147, 237, 727, 530]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Inport
      Name		      "e(t)"
      Position		      [15, 178, 45, 192]
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Approximate derivative"
      Position		      [145, 228, 220, 272]
      Numerator		      "[Kd 0]"
      Denominator	      "[Kd/N 1]"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      Position		      [175, 113, 220, 147]
      Gain		      "Ki"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain2"
      Position		      [120, 168, 165, 202]
      Gain		      "Kp"
    }
    Block {
      BlockType		      Logic
      Name		      "If saturated, \nthen output 0"
      Ports		      [2, 1]
      Position		      [435, 62, 465, 93]
      Operator		      "NOR"
      AllPortsSameDT	      off
    }
    Block {
      BlockType		      Integrator
      Name		      "Integral"
      Ports		      [1, 1]
      Position		      [240, 115, 270, 145]
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      Ports		      [2, 1]
      Position		      [115, 111, 150, 144]
    }
    Block {
      BlockType		      Saturate
      Name		      "Saturation"
      Position		      [335, 163, 380, 207]
      UpperLimit	      "U_m"
      LowerLimit	      "-U_m"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      Ports		      [3, 1]
      Position		      [285, 175, 305, 195]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "+++"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "logical to double conversion"
      Position		      [185, 16, 240, 44]
      Orientation	      "left"
      DataType		      "double"
    }
    Block {
      BlockType		      RelationalOperator
      Name		      "u<-U_m"
      Position		      [370, 107, 400, 138]
      Operator		      "<"
      InputSameDT	      off
    }
    Block {
      BlockType		      RelationalOperator
      Name		      "u>u_m"
      Position		      [370, 52, 400, 83]
      Operator		      ">"
      InputSameDT	      off
    }
    Block {
      BlockType		      Outport
      Name		      "u(t)"
      Position		      [450, 178, 480, 192]
    }
    Line {
      SrcBlock		      "e(t)"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	Points			[0, 65]
	DstBlock		"Approximate derivative"
	DstPort			1
      }
      Branch {
	Points			[0, -50]
	DstBlock		"Product"
	DstPort			2
      }
      Branch {
	DstBlock		"Gain2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gain1"
      SrcPort		      1
      DstBlock		      "Integral"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Approximate derivative"
      SrcPort		      1
      Points		      [70, 0]
      DstBlock		      "Sum"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Sum"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"Saturation"
	DstPort			1
      }
      Branch {
	Points			[0, -70]
	Branch {
	  Points		  [0, -55]
	  DstBlock		  "u>u_m"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "u<-U_m"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Saturation"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"u(t)"
	DstPort			1
      }
      Branch {
	Points			[0, -30; -65, 0; 0, -25]
	Branch {
	  Points		  [0, -55]
	  DstBlock		  "u>u_m"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "u<-U_m"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "u>u_m"
      SrcPort		      1
      DstBlock		      "If saturated, \nthen output 0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "u<-U_m"
      SrcPort		      1
      Points		      [0, -40]
      DstBlock		      "If saturated, \nthen output 0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Integral"
      SrcPort		      1
      Points		      [20, 0]
      DstBlock		      "Sum"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Product"
      SrcPort		      1
      DstBlock		      "Gain1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "If saturated, \nthen output 0"
      SrcPort		      1
      Points		      [15, 0; 0, -50]
      DstBlock		      "logical to double conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "logical to double conversion"
      SrcPort		      1
      Points		      [-100, 0; 0, 90]
      DstBlock		      "Product"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain2"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      2
    }
    Annotation {
      Name		      "proportional "
      Position		      [227, 196]
    }
    Annotation {
      Name		      "c6mantiw.mdl"
      Position		      [426, 251]
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
  }
}