📄 hplclock.nc
字号:
/* tab:4 * "Copyright (c) 2000-2003 The Regents of the University of California. * All rights reserved. * * Permission to use, copy, modify, and distribute this software and its * documentation for any purpose, without fee, and without written agreement is * hereby granted, provided that the above copyright notice, the following * two paragraphs and the author appear in all copies of this software. * * IN NO EVENT SHALL THE UNIVERSITY OF CALIFORNIA BE LIABLE TO ANY PARTY FOR * DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT * OF THE USE OF THIS SOFTWARE AND ITS DOCUMENTATION, EVEN IF THE UNIVERSITY OF * CALIFORNIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. * * THE UNIVERSITY OF CALIFORNIA SPECIFICALLY DISCLAIMS ANY WARRANTIES, * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY * AND FITNESS FOR A PARTICULAR PURPOSE. THE SOFTWARE PROVIDED HEREUNDER IS * ON AN "AS IS" BASIS, AND THE UNIVERSITY OF CALIFORNIA HAS NO OBLIGATION TO * PROVIDE MAINTENANCE, SUPPORT, UPDATES, ENHANCEMENTS, OR MODIFICATIONS." * * Copyright (c) 2002-2003 Intel Corporation * All rights reserved. * * This file is distributed under the terms in the attached INTEL-LICENSE * file. If you do not find these files, copies can be found by writing to * Intel Research Berkeley, 2150 Shattuck Avenue, Suite 1300, Berkeley, CA, * 94704. Attention: Intel License Inquiry. *//* * * Authors: Jason Hill, David Gay, Philip Levis * Date last modified: 6/25/02 * */// The hardware presentation layer. // The model is that HPL is stateless. If the desired interface is as stateless// it can be implemented here (Clock, FlashBitSPI). Otherwise you should// create a separate componentmodule HPLClock { provides interface Clock;}implementation{ command result_t Clock.setRate(char interval, char scale) { scale &= 0x7; scale |= 0x8; cbi(TIMSK, TOIE2); cbi(TIMSK, OCIE2); //Disable TC0 interrupt sbi(ASSR, AS2); //set Timer/Counter0 to be asynchronous //from the CPU clock with a second external //clock(32,768kHz)driving it. outp(scale, TCCR2); //prescale the timer to be clock/128 to make it outp(0, TCNT2); outp(interval, OCR2); sbi(TIMSK, OCIE2); while (inp(ASSR) & 0x07) { } return SUCCESS; } default event result_t Clock.fire() { return SUCCESS; } TOSH_INTERRUPT(SIG_OUTPUT_COMPARE2) { signal Clock.fire(); }}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -