init_cpu_s.s

一个专门针对mips的bootloader程序源代码

/************************************************************************
 *
 *  init_cpu_s.S
 *
 *  CPU specific startup code
 *
 *
 * ######################################################################
 *
 * Copyright (c) 1999-2000 MIPS Technologies, Inc. All rights reserved. 
 * 
 * Unpublished rights reserved under the Copyright Laws of the United States of 
 * America. 
 * 
 * This document contains information that is proprietary to MIPS Technologies, 
 * Inc. ("MIPS Technologies"). Any copying, modifying or use of this information 
 * (in whole or in part) which is not expressly permitted in writing by MIPS 
 * Technologies or a contractually-authorized third party is strictly 
 * prohibited. At a minimum, this information is protected under unfair 
 * competition laws and the expression of the information contained herein is 
 * protected under federal copyright laws. Violations thereof may result in 
 * criminal penalties and fines. 
 * MIPS Technologies or any contractually-authorized third party reserves the 
 * right to change the information contained in this document to improve 
 * function, design or otherwise. MIPS Technologies does not assume any 
 * liability arising out of the application or use of this information. Any 
 * license under patent rights or any other intellectual property rights owned 
 * by MIPS Technologies or third parties shall be conveyed by MIPS Technologies 
 * or any contractually-authorized third party in a separate license agreement 
 * between the parties. 
 * The information contained in this document constitutes one or more of the 
 * following: commercial computer software, commercial computer software 
 * documentation or other commercial items. If the user of this information, or 
 * any related documentation of any kind, including related technical data or 
 * manuals, is an agency, department, or other entity of the United States 
 * government ("Government"), the use, duplication, reproduction, release, 
 * modification, disclosure, or transfer of this information, or any related 
 * documentation of any kind, is restricted in accordance with Federal 
 * Acquisition Regulation 12.212 for civilian agencies and Defense Federal 
 * Acquisition Regulation Supplement 227.7202 for military agencies. The use of 
 * this information by the Government is further restricted in accordance with 
 * the terms of the license agreement(s) and/or applicable contract terms and 
 * conditions covering this information from MIPS Technologies or any 
 * contractually-authorized third party. 
 *
 ************************************************************************/

/************************************************************************
 *  Include files
 ************************************************************************/
	
#include <sysdefs.h>
#include <mips.h>
#include <init.h>

/************************************************************************
 *  Definitions
 ************************************************************************/

/************************************************************************
 *  Public variables
 ************************************************************************/

/************************************************************************
 *  Static variables
 ************************************************************************/

/************************************************************************
 *  Implementation : Public functions
 ************************************************************************/
	
	.set noreorder

/************************************************************************
 *  sys_init_processor
 ************************************************************************/
LEAF(sys_init_processor)

	/* Check if it is a MIPS32/64 processor */	
	li      t0, C0_PRID_COMP_MSK
	and	t0, k1
	srl	t0, C0_PRID_COMP_SHF
	li	t1, C0_PRID_COMP_NOT_MIPS32_64
	bne	t0, t1, mips32
	nop
	/* Not a MIPS32/64 processor */
	li	t0, QED_RM52XX
	beq	k1, t0, qed_rm5261
	nop
	/* Unknown CPU */
	jr	ra
	li	v0, ERROR_PROCESSOR_UNKNOWN	

mips32:	
	la	t0, sys_init_mips32
	b	1f
	nop
	
qed_rm5261:		
	la	t0, sys_init_qed_rm5261

1:
	KSEG1A( t0 )  /* Make it uncached */
	jr	t0
	move	v0, zero
	
END(sys_init_processor)


/************************************************************************
 *  Implementation : Static functions
 ************************************************************************/