clock.tan.summary

运用vhdl语言编程,是数字逻辑中的电子钟!各模块及源代码都有,适合电信同学使用!

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.700 ns
From           : sb
To             : hour:inst19|lpm_counter:cnt0_rtl_3|alt_counter_f10ke:wysi_counter|q[3]
From Clock     : 
To Clock       : sa
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 57.200 ns
From           : hour:inst19|cnt1[2]
To             : t[6]
From Clock     : clk4m
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 15.200 ns
From           : sb
To             : sound
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 24.000 ns
From           : sc
To             : mian:inst1|co
From Clock     : 
To Clock       : clk4m
Failed Paths   : 0

Type           : Clock Setup: 'clk4m'
Slack          : N/A
Required Time  : None
Actual Time    : 25.84 MHz ( period = 38.700 ns )
From           : mina:inst8|lpm_counter:cnt1_rtl_1|alt_counter_f10ke:wysi_counter|q[2]
To             : sst:inst4|q500
From Clock     : clk4m
To Clock       : clk4m
Failed Paths   : 0

Type           : Clock Setup: 'sa'
Slack          : N/A
Required Time  : None
Actual Time    : 42.19 MHz ( period = 23.700 ns )
From           : mian:inst1|lpm_counter:cnt1_rtl_2|alt_counter_f10ke:wysi_counter|q[2]
To             : mian:inst1|lpm_counter:cnt1_rtl_2|alt_counter_f10ke:wysi_counter|q[0]
From Clock     : sa
To Clock       : sa
Failed Paths   : 0

Type           : Clock Hold: 'sa'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : mian:inst1|cnt0[0]
To             : mian:inst1|cnt0[0]
From Clock     : sa
To Clock       : sa
Failed Paths   : 69

Type           : Clock Hold: 'clk4m'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : mina:inst8|cnt0[0]
To             : mina:inst8|cnt0[0]
From Clock     : clk4m
To Clock       : clk4m
Failed Paths   : 24

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 93

--------------------------------------------------------------------------------------