mina.map.summary

来自「运用vhdl语言编程,是数字逻辑中的电子钟!各模块及源代码都有,适合电信同学使用」· SUMMARY 代码 · 共 9 行

Analysis & Synthesis Status : Successful - Tue Nov 27 13:38:28 2007
Quartus II Version : 7.2 Build 151 09/26/2007 SJ Full Version
Revision Name : mina
Top-level Entity Name : mina
Family : FLEX10K
Total logic elements : 17
Total pins : 11
Total memory bits : 0