defeqns.htm

来自「RS232-光纤的CPLD调制解调源程序」· HTM 代码 · 共 134 行

HTM
134
字号
<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
CAN_TX <= (cTX_Tem AND SD);
</td></tr><tr><td>
FDCPE_FDDI_TX: FDCPE port map (FDDI_TX,FDDI_TX_D,NOT fTX_Start,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;FDDI_TX_D <= ((NOT fTX_Over AND NOT CAN_RX)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fTX_Over AND fTX_N AND NOT fTX_T)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fTX_Over AND NOT fTX_N AND fTX_T));
</td></tr><tr><td>
FDCPE_LED_RX: FDCPE port map (LED_RX,LED_RX_D,NOT fTX_Start,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_RX_D <= ((fTX_Over AND NOT LED_RX.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fTX_Over AND NOT CAN_RX));
</td></tr><tr><td>
FTCPE_LED_TX: FTCPE port map (LED_TX,LED_TX_T,NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;LED_TX_T <= ((NOT cTX_DataN(0) AND cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cTX_Data(1) AND NOT cTX_Data(3) AND LED_TX.PIN)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cTX_Data(1) AND NOT cTX_Data(3) AND NOT LED_TX.PIN));
</td></tr><tr><td>
FTCPE_cTX_Data0: FTCPE port map (cTX_Data(0),cTX_Data_T(0),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cTX_Data_T(0) <= ((cTX_Data(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND NOT cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND NOT cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cTX_Data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND fBit_Value AND NOT FDDI_RX AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(0) AND cTX_Data(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cTX_Data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND NOT fBit_Value AND FDDI_RX AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(0) AND NOT cTX_Data(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cTX_Data(3)));
</td></tr><tr><td>
FTCPE_cTX_Data1: FTCPE port map (cTX_Data(1),cTX_Data_T(1),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cTX_Data_T(1) <= ((cTX_DataN(0) AND NOT cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cTX_DataN(0) AND NOT cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(1)));
</td></tr><tr><td>
FTCPE_cTX_Data3: FTCPE port map (cTX_Data(3),cTX_Data_T(3),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cTX_Data_T(3) <= ((NOT cTX_DataN(0) AND cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(3)));
</td></tr><tr><td>
FTCPE_cTX_DataN0: FTCPE port map (cTX_DataN(0),cTX_DataN_T(0),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cTX_DataN_T(0) <= ((NOT cTX_DataN(1) AND fBit_Value AND NOT FDDI_RX AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fBit_Bit(0) AND fBit_Bit(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(1) AND NOT fBit_Value AND FDDI_RX AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fBit_Bit(0) AND fBit_Bit(1)));
</td></tr><tr><td>
FTCPE_cTX_DataN1: FTCPE port map (cTX_DataN(1),cTX_DataN_T(1),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cTX_DataN_T(1) <= ((cTX_DataN(0) AND NOT cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cTX_DataN(0) AND NOT cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cTX_Data(1) AND NOT cTX_Data(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cTX_Data(1) AND NOT cTX_Data(3)));
</td></tr><tr><td>
FTCPE_cTX_Tem: FTCPE port map (cTX_Tem,cTX_Tem_T,NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cTX_Tem_T <= ((NOT cTX_DataN(0) AND cTX_DataN(1) AND fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND NOT cTX_Data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cTX_Data(1) AND NOT cTX_Data(3) AND NOT cTX_Tem)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cTX_DataN(0) AND cTX_DataN(1) AND NOT fBit_Value AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	FDDI_RX AND fBit_Bit(0) AND fBit_Bit(1) AND cTX_Data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cTX_Data(1) AND NOT cTX_Data(3) AND cTX_Tem));
</td></tr><tr><td>
FDCPE_fBit_Bit0: FDCPE port map (fBit_Bit(0),fBit_Bit_D(0),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fBit_Bit_D(0) <= ((fBit_Value AND NOT FDDI_RX AND fBit_Bit(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fBit_Value AND FDDI_RX AND fBit_Bit(0)));
</td></tr><tr><td>
FDCPE_fBit_Bit1: FDCPE port map (fBit_Bit(1),fBit_Bit_D(1),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fBit_Bit_D(1) <= ((NOT fBit_Bit(0) AND NOT fBit_Bit(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fBit_Value AND NOT FDDI_RX AND fBit_Bit(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fBit_Bit(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fBit_Value AND FDDI_RX AND fBit_Bit(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fBit_Bit(1)));
</td></tr><tr><td>
FDCPE_fBit_Value: FDCPE port map (fBit_Value,NOT FDDI_RX,NOT CLK,'0','0');
</td></tr><tr><td>
FDCPE_fTX_CLK0: FDCPE port map (fTX_CLK(0),fTX_CLK_D(0),NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fTX_CLK_D(0) <= (NOT fTX_CLK(0) AND NOT fTX_CLK(1) AND NOT fTX_CLK(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fTX_CLK(3));
</td></tr><tr><td>
FDCPE_fTX_CLK1: FDCPE port map (fTX_CLK(1),'0',NOT CLK,'0','0');
</td></tr><tr><td>
FDCPE_fTX_CLK2: FDCPE port map (fTX_CLK(2),'0',NOT CLK,'0','0');
</td></tr><tr><td>
FDCPE_fTX_CLK3: FDCPE port map (fTX_CLK(3),'0',NOT CLK,'0','0');
</td></tr><tr><td>
FDCPE_fTX_N: FDCPE port map (fTX_N,fTX_Over,NOT fTX_Start,'0','0');
</td></tr><tr><td>
FDCPE_fTX_Over: FDCPE port map (fTX_Over,fTX_Over_D,NOT fTX_Start,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fTX_Over_D <= (fTX_Over AND fTX_N);
</td></tr><tr><td>
FTCPE_fTX_Start: FTCPE port map (fTX_Start,fTX_Start_T,NOT CLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fTX_Start_T <= (NOT fTX_CLK(0) AND NOT fTX_CLK(1) AND NOT fTX_CLK(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fTX_CLK(3));
</td></tr><tr><td>
FDCPE_fTX_T: FDCPE port map (fTX_T,fTX_T_D,NOT fTX_Start,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fTX_T_D <= ((fTX_Over AND fTX_T)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fTX_Over AND NOT CAN_RX));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?