⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 tx3912.h

📁 umon bootloader source code, support mips cpu.
💻 H
📖 第 1 页 / 共 2 页
字号:
#define TX3912_INT6_ENABLE_PRIORITYMASK_reserved3	0x00000200
#define TX3912_INT6_ENABLE_PRIORITYMASK_IOPOSINT65	0x00000100
#define TX3912_INT6_ENABLE_PRIORITYMASK_reserved2	0x00000080
#define TX3912_INT6_ENABLE_PRIORITYMASK_IONEGINT65	0x00000040
#define TX3912_INT6_ENABLE_PRIORITYMASK_reserved1	0x00000020
#define TX3912_INT6_ENABLE_PRIORITYMASK_SNDDMACNTINT	0x00000010
#define TX3912_INT6_ENABLE_PRIORITYMASK_TELDMACNTINT	0x00000008
#define TX3912_INT6_ENABLE_PRIORITYMASK_CHIDMACNTINT	0x00000004
#define TX3912_INT6_ENABLE_PRIORITYMASK_IOPOSNEGINT0	0x00000002
#define TX3912_INT6_ENABLE_PRIORITYMASK_STDHANDLER	0x00000001
#define TX3912_INT6_ENABLE_HIGH_PRIORITY		0x0000ffff


/*****************************************************************************
 *	Power Subsystem                                                      *
 *	---------------                                                      *
 *	Chapter 11 in Philips PR31700 User Manual                            *
 *	Chapter 12 in Toshiba TMPR3905/12 User Manual                        *
 *****************************************************************************/
#define TX3912_POWER_CTRL				0x01c4

/*
 * Power control register values
 */
#define TX3912_POWER_CTRL_ONBUTN			0x80000000
#define TX3912_POWER_CTRL_PWRINT			0x40000000
#define TX3912_POWER_CTRL_PWROK				0x20000000
#define TX3912_POWER_CTRL_VIDRF_MASK			0x18000000
#define TX3912_POWER_CTRL_SLOWBUS			0x04000000
#define TX3912_POWER_CTRL_DIVMOD			0x02000000
#define TX3912_POWER_CTRL_reserved2			0x01ff0000
#define TX3912_POWER_CTRL_STPTIMERVAL_MASK		0x0000f000
#define TX3912_POWER_CTRL_ENSTPTIMER			0x00000800
#define TX3912_POWER_CTRL_ENFORCESHUTDWN		0x00000400
#define TX3912_POWER_CTRL_FORCESHUTDWN			0x00000200
#define TX3912_POWER_CTRL_FORCESHUTDWNOCC		0x00000100
#define TX3912_POWER_CTRL_SELC2MS			0x00000080
#define TX3912_POWER_CTRL_reserved1			0x00000040
#define TX3912_POWER_CTRL_BPDBVCC3			0x00000020
#define TX3912_POWER_CTRL_STOPCPU			0x00000010
#define TX3912_POWER_CTRL_DBNCONBUTN			0x00000008
#define TX3912_POWER_CTRL_COLDSTART			0x00000004
#define TX3912_POWER_CTRL_PWRCS				0x00000002
#define TX3912_POWER_CTRL_VCCON				0x00000001


/*****************************************************************************
 *	Timer Subsystem                                                      *
 *	---------------                                                      *
 *	Chapter 14 in Philips PR31700 User Manual                            *
 *	Chapter 15 in Toshiba TMPR3905/12 User Manual                        *
 *****************************************************************************/
#define TX3912_RTC_HIGH					0x0140
#define TX3912_RTC_LOW					0x0144
#define TX3912_RTC_ALARM_HIGH				0x0148
#define TX3912_RTC_ALARM_LOW				0x014c
#define TX3912_TIMER_CTRL				0x0150
#define TX3912_TIMER_PERIOD				0x0154

/*
 * Timer control register values
 */
#define TX3912_TIMER_CTRL_FREEZEPRE			0x00000080
#define TX3912_TIMER_CTRL_FREEZERTC			0x00000040
#define TX3912_TIMER_CTRL_FREEZETIMER			0x00000020
#define TX3912_TIMER_CTRL_ENPERTIMER			0x00000010
#define TX3912_TIMER_CTRL_RTCCLEAR			0x00000008
#define TX3912_TIMER_CTRL_TESTC8MS			0x00000004
#define TX3912_TIMER_CTRL_ENTESTCLK			0x00000002
#define TX3912_TIMER_CTRL_ENRTCTST			0x00000001

/*
 * The periodic timer has granularity of 868 nanoseconds which
 * results in a count of (1.152 x 10^6 / 100) in order to achieve
 * a 10 millisecond periodic system clock.
 */
#define TX3912_SYS_TIMER_VALUE				(1152000/HZ)


/*****************************************************************************
 *	UART Subsystem                                                       *
 *	--------------                                                       *
 *	Chapter 15 in Philips PR31700 User Manual                            *
 *	Chapter 16 in Toshiba TMPR3905/12 User Manual                        *
 *****************************************************************************/
#define TX3912_UARTA_CTRL1				0x00b0
#define TX3912_UARTA_CTRL2				0x00b4
#define TX3912_UARTA_DMA_CTRL1				0x00b8
#define TX3912_UARTA_DMA_CTRL2				0x00bc
#define TX3912_UARTA_DMA_CNT				0x00c0
#define TX3912_UARTA_DATA				0x00c4
#define TX3912_UARTB_CTRL1				0x00c8
#define TX3912_UARTB_CTRL2				0x00cc
#define TX3912_UARTB_DMA_CTRL1				0x00d0
#define TX3912_UARTB_DMA_CTRL2				0x00d4
#define TX3912_UARTB_DMA_CNT				0x00d8
#define TX3912_UARTB_DATA				0x00dc

/*
 * UART Control Register 1 values
 */
#define TX3912_UART_CTRL1_UARTON			0x80000000
#define TX3912_UART_CTRL1_EMPTY				0x40000000
#define TX3912_UART_CTRL1_PRXHOLDFULL			0x20000000
#define TX3912_UART_CTRL1_RXHOLDFULL			0x10000000
#define TX3912_UART_CTRL1_reserved1			0x0fff0000
#define TX3912_UART_CTRL1_ENDMARX			0x00008000
#define TX3912_UART_CTRL1_ENDMATX			0x00004000
#define TX3912_UART_CTRL1_TESTMODE			0x00002000
#define TX3912_UART_CTRL1_ENBREAKHALT			0x00001000
#define TX3912_UART_CTRL1_ENDMATEST			0x00000800
#define TX3912_UART_CTRL1_ENDMALOOP			0x00000400
#define TX3912_UART_CTRL1_PULSEOPT1			0x00000200
#define TX3912_UART_CTRL1_PULSEOPT1			0x00000100
#define TX3912_UART_CTRL1_DTINVERT			0x00000080
#define TX3912_UART_CTRL1_DISTXD			0x00000040
#define TX3912_UART_CTRL1_TWOSTOP			0x00000020
#define TX3912_UART_CTRL1_LOOPBACK			0x00000010
#define TX3912_UART_CTRL1_BIT_7				0x00000008
#define TX3912_UART_CTRL1_EVENPARITY			0x00000004
#define TX3912_UART_CTRL1_ENPARITY			0x00000002
#define TX3912_UART_CTRL1_ENUART			0x00000001

/*
 * UART Control Register 2 values
 */
#define TX3912_UART_CTRL2_B230400			0x0000	/*   0 */
#define TX3912_UART_CTRL2_B115200			0x0001	/*   1 */
#define TX3912_UART_CTRL2_B76800			0x0002	/*   2 */
#define TX3912_UART_CTRL2_B57600			0x0003	/*   3 */
#define TX3912_UART_CTRL2_B38400			0x0005	/*   5 */
#define TX3912_UART_CTRL2_B19200			0x000b	/*  11 */
#define TX3912_UART_CTRL2_B9600				0x0016	/*  22 */
#define TX3912_UART_CTRL2_B4800				0x002f	/*  47 */
#define TX3912_UART_CTRL2_B2400				0x005f	/*  95 */
#define TX3912_UART_CTRL2_B1200				0x00bf	/* 191 */
#define TX3912_UART_CTRL2_B600				0x017f	/* 383 */
#define TX3912_UART_CTRL2_B300				0x02ff	/* 767 */

/*****************************************************************************
 *	Video Subsystem                                                      *
 *	---------------                                                      *
 *	Chapter 16 in Philips PR31700 User Manual                            *
 *	Chapter 17 in Toshiba TMPR3905/12 User Manual                        *
 *****************************************************************************/
#define TX3912_VIDEO_CTRL1				0x0028
#define TX3912_VIDEO_CTRL2				0x002c
#define TX3912_VIDEO_CTRL3				0x0030
#define TX3912_VIDEO_CTRL4				0x0034
#define TX3912_VIDEO_CTRL5				0x0038
#define TX3912_VIDEO_CTRL6				0x003c
#define TX3912_VIDEO_CTRL7				0x0040
#define TX3912_VIDEO_CTRL8				0x0044
#define TX3912_VIDEO_CTRL9				0x0048
#define TX3912_VIDEO_CTRL10				0x004c
#define TX3912_VIDEO_CTRL11				0x0050
#define TX3912_VIDEO_CTRL12				0x0054
#define TX3912_VIDEO_CTRL13				0x0058
#define TX3912_VIDEO_CTRL14				0x005c

/*
 * Video Control Register 1 values
 */
#define TX3912_VIDEO_CTRL1_LINECNT			0xffc00000
#define TX3912_VIDEO_CTRL1_LOADDLY			0x00200000
#define TX3912_VIDEO_CTRL1_BAUDVAL			0x001f0000
#define TX3912_VIDEO_CTRL1_VIDDONEVAL			0x0000fe00
#define TX3912_VIDEO_CTRL1_ENFREEZEFRAME		0x00000100
#define TX3912_VIDEO_CTRL1_BITSEL_MASK			0x000000c0
#define TX3912_VIDEO_CTRL1_BITSEL_8BIT_COLOR		0x000000c0
#define TX3912_VIDEO_CTRL1_BITSEL_4BIT_GRAY		0x00000080
#define TX3912_VIDEO_CTRL1_BITSEL_2BIT_GRAY		0x00000040
#define TX3912_VIDEO_CTRL1_DISPSPLIT			0x00000020
#define TX3912_VIDEO_CTRL1_DISP8			0x00000010
#define TX3912_VIDEO_CTRL1_DFMODE			0x00000008
#define TX3912_VIDEO_CTRL1_INVVID			0x00000004
#define TX3912_VIDEO_CTRL1_DISPON			0x00000002
#define TX3912_VIDEO_CTRL1_ENVID			0x00000001

#endif	/* _TX3912_H_ */

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -