📄 tx4927.h
字号:
/*
* Author: MontaVista Software, Inc.
* source@mvista.com
*
* Copyright 2001-2002 MontaVista Software Inc.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
* TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
* USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 675 Mass Ave, Cambridge, MA 02139, USA.
*/
#ifndef __ASM_TX4927_TX4927_H
#define __ASM_TX4927_TX4927_H
#include <asm/tx4927/tx4927_mips.h>
/*
This register naming came from the intergrate cpu/controoler name TX4927
followed by the device name from table 4.2.2 on page 4-3 and then followed
by the register name from table 4.2.3 on pages 4-4 to 4-8. The manaul
used is "TMPR4927BT Preliminary Rev 0.1 20.Jul.2001".
*/
#define TX4927_SIO_0_BASE
/* TX4927 controller */
#define TX4927_BASE 0xfff1f0000
#define TX4927_BASE 0xfff1f0000
#define TX4927_LIMIT 0xfff1fffff
/* TX4927 SDRAM controller (64-bit registers) */
#define TX4927_SDRAMC_BASE 0x8000
#define TX4927_SDRAMC_SDCCR0 0x8000
#define TX4927_SDRAMC_SDCCR1 0x8008
#define TX4927_SDRAMC_SDCCR2 0x8010
#define TX4927_SDRAMC_SDCCR3 0x8018
#define TX4927_SDRAMC_SDCTR 0x8040
#define TX4927_SDRAMC_SDCMD 0x8058
#define TX4927_SDRAMC_LIMIT 0x8fff
/* TX4927 external bus controller (64-bit registers) */
#define TX4927_EBUSC_BASE 0x9000
#define TX4927_EBUSC_EBCCR0 0x9000
#define TX4927_EBUSC_EBCCR1 0x9008
#define TX4927_EBUSC_EBCCR2 0x9010
#define TX4927_EBUSC_EBCCR3 0x9018
#define TX4927_EBUSC_EBCCR4 0x9020
#define TX4927_EBUSC_EBCCR5 0x9028
#define TX4927_EBUSC_EBCCR6 0x9030
#define TX4927_EBUSC_EBCCR7 0x9008
#define TX4927_EBUSC_LIMIT 0x9fff
/* TX4927 SDRRAM Error Check Correction (64-bit registers) */
#define TX4927_ECC_BASE 0xa000
#define TX4927_ECC_ECCCR 0xa000
#define TX4927_ECC_ECCSR 0xa008
#define TX4927_ECC_LIMIT 0xafff
/* TX4927 DMA Controller (64-bit registers) */
#define TX4927_DMAC_BASE 0xb000
#define TX4927_DMAC_TBD 0xb000
#define TX4927_DMAC_LIMIT 0xbfff
/* TX4927 PCI Controller (32-bit registers) */
#define TX4927_PCIC_BASE 0xd000
#define TX4927_PCIC_TBD 0xb000
#define TX4927_PCIC_LIMIT 0xdfff
/* TX4927 Configuration registers (64-bit registers) */
#define TX4927_CONFIG_BASE 0xe000
#define TX4927_CONFIG_CCFG 0xe000
#define TX4927_CONFIG_CCFG_RESERVED_42_63 BM_63_42
#define TX4927_CONFIG_CCFG_WDRST BM_41_41
#define TX4927_CONFIG_CCFG_WDREXEN BM_40_40
#define TX4927_CONFIG_CCFG_BCFG BM_39_32
#define TX4927_CONFIG_CCFG_RESERVED_27_31 BM_31_27
#define TX4927_CONFIG_CCFG_GTOT BM_26_25
#define TX4927_CONFIG_CCFG_GTOT_4096 BM_26_25
#define TX4927_CONFIG_CCFG_GTOT_2048 BM_26_26
#define TX4927_CONFIG_CCFG_GTOT_1024 BM_25_25
#define TX4927_CONFIG_CCFG_GTOT_0512 (~BM_26_25)
#define TX4927_CONFIG_CCFG_TINTDIS BM_24_24
#define TX4927_CONFIG_CCFG_PCI66 BM_23_23
#define TX4927_CONFIG_CCFG_PCIMODE BM_22_22
#define TX4927_CONFIG_CCFG_RESERVED_20_21 BM_21_20
#define TX4927_CONFIG_CCFG_DIVMODE BM_19_17
#define TX4927_CONFIG_CCFG_DIVMODE_2_0 BM_19_19
#define TX4927_CONFIG_CCFG_DIVMODE_3_0 (BM_19_19|BM_17_17)
#define TX4927_CONFIG_CCFG_DIVMODE_4_0 BM_19_18
#define TX4927_CONFIG_CCFG_DIVMODE_2_5 BM_19_17
#define TX4927_CONFIG_CCFG_DIVMODE_8_0 (~BM_19_17)
#define TX4927_CONFIG_CCFG_DIVMODE_12_0 BM_17_17
#define TX4927_CONFIG_CCFG_DIVMODE_16_0 BM_18_18
#define TX4927_CONFIG_CCFG_DIVMODE_10_0 BM_18_17
#define TX4927_CONFIG_CCFG_BEOW BM_16_16
#define TX4927_CONFIG_CCFG_WR BM_15_15
#define TX4927_CONFIG_CCFG_TOE BM_14_14
#define TX4927_CONFIG_CCFG_PCIARB BM_13_13
#define TX4927_CONFIG_CCFG_PCIDIVMODE BM_12_11
#define TX4927_CONFIG_CCFG_RESERVED_08_10 BM_10_08
#define TX4927_CONFIG_CCFG_SYSSP BM_07_06
#define TX4927_CONFIG_CCFG_RESERVED_03_05 BM_05_03
#define TX4927_CONFIG_CCFG_ENDIAN BM_02_02
#define TX4927_CONFIG_CCFG_ARMODE BM_01_01
#define TX4927_CONFIG_CCFG_ACEHOLD BM_00_00
#define TX4927_CONFIG_REVID 0xe008
#define TX4927_CONFIG_REVID_RESERVED_32_63 BM_32_63
#define TX4927_CONFIG_REVID_PCODE BM_16_31
#define TX4927_CONFIG_REVID_MJERREV BM_12_15
#define TX4927_CONFIG_REVID_MINEREV BM_08_11
#define TX4927_CONFIG_REVID_MJREV BM_04_07
#define TX4927_CONFIG_REVID_MINREV BM_00_03
#define TX4927_CONFIG_PCFG 0xe010
#define TX4927_CONFIG_PCFG_RESERVED_57_63 BM_57_63
#define TX4927_CONFIG_PCFG_DRVDATA BM_56_56
#define TX4927_CONFIG_PCFG_DRVCB BM_55_55
#define TX4927_CONFIG_PCFG_DRVDQM BM_54_54
#define TX4927_CONFIG_PCFG_DRVADDR BM_53_53
#define TX4927_CONFIG_PCFG_DRVCKE BM_52_52
#define TX4927_CONFIG_PCFG_DRVRAS BM_51_51
#define TX4927_CONFIG_PCFG_DRVCAS BM_50_50
#define TX4927_CONFIG_PCFG_DRVWE BM_49_49
#define TX4927_CONFIG_PCFG_DRVCS3 BM_48_48
#define TX4927_CONFIG_PCFG_DRVCS2 BM_47_47
#define TX4927_CONFIG_PCFG_DRVCS1 BM_46_4k
#define TX4927_CONFIG_PCFG_DRVCS0 BM_45_45
#define TX4927_CONFIG_PCFG_DRVCK3 BM_44_44
#define TX4927_CONFIG_PCFG_DRVCK2 BM_43_43
#define TX4927_CONFIG_PCFG_DRVCK1 BM_42_42
#define TX4927_CONFIG_PCFG_DRVCK0 BM_41_41
#define TX4927_CONFIG_PCFG_DRVCKIN BM_40_40
#define TX4927_CONFIG_PCFG_RESERVED_33_39 BM_33_39
#define TX4927_CONFIG_PCFG_BYPASS_PLL BM_32_32
#define TX4927_CONFIG_PCFG_RESERVED_30_31 BM_30_31
#define TX4927_CONFIG_PCFG_SDCLKDLY BM_28_29
#define TX4927_CONFIG_PCFG_SDCLKDLY_DELAY_1 (~BM_28_29)
#define TX4927_CONFIG_PCFG_SDCLKDLY_DELAY_2 BM_28_28
#define TX4927_CONFIG_PCFG_SDCLKDLY_DELAY_3 BM_29_29
#define TX4927_CONFIG_PCFG_SDCLKDLY_DELAY_4 BM_28_29
#define TX4927_CONFIG_PCFG_SYSCLKEN BM_27_27
#define TX4927_CONFIG_PCFG_SDCLKEN3 BM_26_26
#define TX4927_CONFIG_PCFG_SDCLKEN2 BM_25_25
#define TX4927_CONFIG_PCFG_SDCLKEN1 BM_24_24
#define TX4927_CONFIG_PCFG_SDCLKEN0 BM_23_23
#define TX4927_CONFIG_PCFG_SDCLKINEN BM_22_22
#define TX4927_CONFIG_PCFG_PCICLKEN5 BM_21_21
#define TX4927_CONFIG_PCFG_PCICLKEN4 BM_20_20
#define TX4927_CONFIG_PCFG_PCICLKEN3 BM_19_19
#define TX4927_CONFIG_PCFG_PCICLKEN2 BM_18_18
#define TX4927_CONFIG_PCFG_PCICLKEN1 BM_17_17
#define TX4927_CONFIG_PCFG_PCICLKEN0 BM_16_16
#define TX4927_CONFIG_PCFG_RESERVED_10_15 BM_10_15
#define TX4927_CONFIG_PCFG_SEL2 BM_09_09
#define TX4927_CONFIG_PCFG_SEL1 BM_08_08
#define TX4927_CONFIG_PCFG_DMASEL3 BM_06_07
#define TX4927_CONFIG_PCFG_DMASEL3_DMAREQ3 (~BM_06_07)
#define TX4927_CONFIG_PCFG_DMASEL3_SIO0 BM_06_06
#define TX4927_CONFIG_PCFG_DMASEL3_ACLC3 BM_07_07
#define TX4927_CONFIG_PCFG_DMASEL3_ACLC1 BM_06_07
#define TX4927_CONFIG_PCFG_DMASEL2 BM_06_07
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_0_DMAREQ2 (~BM_06_07)
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_0_SIO0 BM_06_06
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_0_RESERVED_10 BM_07_07
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_0_RESERVED_11 BM_06_07
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_1_ACLC1 (~BM_06_07)
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_1_SIO0 BM_06_06
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_1_ACLC2 BM_07_07
#define TX4927_CONFIG_PCFG_DMASEL2_SEL2_1_ACLC0 BM_06_07
#define TX4927_CONFIG_PCFG_DMASEL1 BM_02_03
#define TX4927_CONFIG_PCFG_DMASEL1_DMAREQ1 (~BM_02_03)
#define TX4927_CONFIG_PCFG_DMASEL1_SIO1 BM_02_02
#define TX4927_CONFIG_PCFG_DMASEL1_ACLC1 BM_03_03
#define TX4927_CONFIG_PCFG_DMASEL1_ACLC3 BM_02_03
#define TX4927_CONFIG_PCFG_DMASEL0 BM_00_01
#define TX4927_CONFIG_PCFG_DMASEL0_DMAREQ0 (~BM_00_01)
#define TX4927_CONFIG_PCFG_DMASEL0_SIO1 BM_00_00
#define TX4927_CONFIG_PCFG_DMASEL0_ACLC0 BM_01_01
#define TX4927_CONFIG_PCFG_DMASEL0_ACLC2 BM_00_01
#define TX4927_CONFIG_TOEA 0xe018
#define TX4927_CONFIG_TOEA_RESERVED_36_63 BM_36_63
#define TX4927_CONFIG_TOEA_TOEA BM_00_35
#define TX4927_CONFIG_CLKCTR 0xe020
#define TX4927_CONFIG_CLKCTR_RESERVED_26_63 BM_26_63
#define TX4927_CONFIG_CLKCTR_ACLCKD BM_25_25
#define TX4927_CONFIG_CLKCTR_PIOCKD BM_24_24
#define TX4927_CONFIG_CLKCTR_DMACKD BM_23_23
#define TX4927_CONFIG_CLKCTR_PCICKD BM_22_22
#define TX4927_CONFIG_CLKCTR_SET_21 BM_21_21
#define TX4927_CONFIG_CLKCTR_TM0CKD BM_20_20
#define TX4927_CONFIG_CLKCTR_TM1CKD BM_19_19
#define TX4927_CONFIG_CLKCTR_TM2CKD BM_18_18
#define TX4927_CONFIG_CLKCTR_SIO0CKD BM_17_17
#define TX4927_CONFIG_CLKCTR_SIO1CKD BM_16_16
#define TX4927_CONFIG_CLKCTR_RESERVED_10_15 BM_10_15
#define TX4927_CONFIG_CLKCTR_ACLRST BM_09_09
#define TX4927_CONFIG_CLKCTR_PIORST BM_08_08
#define TX4927_CONFIG_CLKCTR_DMARST BM_07_07
#define TX4927_CONFIG_CLKCTR_PCIRST BM_06_06
#define TX4927_CONFIG_CLKCTR_RESERVED_05_05 BM_05_05
#define TX4927_CONFIG_CLKCTR_TM0RST BM_04_04
#define TX4927_CONFIG_CLKCTR_TM1RST BM_03_03
#define TX4927_CONFIG_CLKCTR_TM2RST BM_02_02
#define TX4927_CONFIG_CLKCTR_SIO0RST BM_01_01
#define TX4927_CONFIG_CLKCTR_SIO1RST BM_00_00
#define TX4927_CONFIG_GARBC 0xe030
#define TX4927_CONFIG_GARBC_RESERVED_10_63 BM_10_63
#define TX4927_CONFIG_GARBC_SET_09 BM_09_09
#define TX4927_CONFIG_GARBC_ARBMD BM_08_08
#define TX4927_CONFIG_GARBC_RESERVED_06_07 BM_06_07
#define TX4927_CONFIG_GARBC_PRIORITY_H1 BM_04_05
#define TX4927_CONFIG_GARBC_PRIORITY_H1_PCI (~BM_04_05)
#define TX4927_CONFIG_GARBC_PRIORITY_H1_PDMAC BM_04_04
#define TX4927_CONFIG_GARBC_PRIORITY_H1_DMAC BM_05_05
#define TX4927_CONFIG_GARBC_PRIORITY_H1_BAD_VALUE BM_04_05
#define TX4927_CONFIG_GARBC_PRIORITY_H2 BM_02_03
#define TX4927_CONFIG_GARBC_PRIORITY_H2_PCI (~BM_02_03)
#define TX4927_CONFIG_GARBC_PRIORITY_H2_PDMAC BM_02_02
#define TX4927_CONFIG_GARBC_PRIORITY_H2_DMAC BM_03_03
#define TX4927_CONFIG_GARBC_PRIORITY_H2_BAD_VALUE BM_02_03
#define TX4927_CONFIG_GARBC_PRIORITY_H3 BM_00_01
#define TX4927_CONFIG_GARBC_PRIORITY_H3_PCI (~BM_00_01)
#define TX4927_CONFIG_GARBC_PRIORITY_H3_PDMAC BM_00_00
#define TX4927_CONFIG_GARBC_PRIORITY_H3_DMAC BM_01_01
#define TX4927_CONFIG_GARBC_PRIORITY_H3_BAD_VALUE BM_00_01
#define TX4927_CONFIG_RAMP 0xe048
#define TX4927_CONFIG_RAMP_RESERVED_20_63 BM_20_63
#define TX4927_CONFIG_RAMP_RAMP BM_00_19
#define TX4927_CONFIG_LIMIT 0xefff
/* TX4927 Timer 0 (32-bit registers) */
#define TX4927_TMR0_BASE 0xf000
#define TX4927_TMR0_TMTCR0 0xf004
#define TX4927_TMR0_TMTISR0 0xf008
#define TX4927_TMR0_TMCPRA0 0xf008
#define TX4927_TMR0_TMCPRB0 0xf00c
#define TX4927_TMR0_TMITMR0 0xf010
#define TX4927_TMR0_TMCCDR0 0xf020
#define TX4927_TMR0_TMPGMR0 0xf030
#define TX4927_TMR0_TMTRR0 0xf0f0
#define TX4927_TMR0_LIMIT 0xf0ff
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -