a8251.tan.summary

8251芯片功能的vhdl描述

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.305 ns
From           : reset
To             : rx:i_rx|rx_data_cnt:i_rx_data_cnt|int_dout[3]
From Clock     : --
To Clock       : nRxC
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.865 ns
From           : tx_fifo:i_tx_fifo|int_ff
To             : dout[2]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 15.398 ns
From           : nCTS
To             : dout[2]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.440 ns
From           : din[5]
To             : DataLatch:i_DataSync|LatchedData[5]$latch
From Clock     : --
To Clock       : nCS
Failed Paths   : 0

Type           : Clock Setup: 'nTxC'
Slack          : N/A
Required Time  : None
Actual Time    : 120.08 MHz ( period = 8.328 ns )
From           : proc:i_procintf|proc_cmd_reg:I_proc_cmd_reg|int_tx_resetn
To             : tx:i_tx|tx_par_gen:i_tx_par_gen|int_parity
From Clock     : nTxC
To Clock       : nTxC
Failed Paths   : 0

Type           : Clock Setup: 'nRxC'
Slack          : N/A
Required Time  : None
Actual Time    : 148.54 MHz ( period = 6.732 ns )
From           : rx:i_rx|rx_shift_reg:i_rx_shift_reg|data[5]
To             : rx:i_rx|rx_data_cnt:i_rx_data_cnt|int_dout[3]
From Clock     : nRxC
To Clock       : nRxC
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 279.72 MHz ( period = 3.575 ns )
From           : proc:i_procintf|proc_cmd_reg:I_proc_cmd_reg|cmd_reg[6]
To             : proc:i_procintf|proc_sync_reg:I_proc_sync_reg2|int_dout[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'nWR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 422.12 MHz ( period = 2.369 ns )
From           : Wr_Ext:i_Wr_Ext|ext_nWR~reg0
To             : Wr_Ext:i_Wr_Ext|ext_nWR~reg0
From Clock     : nWR
To Clock       : nWR
Failed Paths   : 0

Type           : Clock Hold: 'nWR'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : DataLatch:i_DataSync|LatchedData[0]$latch
To             : tx_fifo:i_tx_fifo|q[0]
From Clock     : nWR
To Clock       : nWR
Failed Paths   : 8

Type           : Clock Hold: 'nCS'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : DataLatch:i_DataSync|LatchedData[0]$latch
To             : tx_fifo:i_tx_fifo|q[0]
From Clock     : nCS
To Clock       : nCS
Failed Paths   : 8

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 16

--------------------------------------------------------------------------------------