📄 t101_util.~c
字号:
/****************************************************************************
* File: T101_Util.c *
* Description: Define T10x chip control policy *
* History: 2005/08/12 *
* *
* Copyright 2005 (c) Terawins Inc. *
****************************************************************************/
/****************************************************************************
* Include File *
****************************************************************************/
#include <reg51.h>
//#include "math.h"
#include "common.h"
#include "SYSTEM.H"
#include "struct.h"
#include "twowire.h"
#include "display.h"
#include "cfgdsply.h"
#include "T515.h"
#include "OSDDRAW.H"
#include "timer0.h"
#include "T101_Util.h"
#include "TW10xReg.h"
#include "keypad.h"
#include "Gamma.h"
///----------------Analog panel----------------------//
#ifdef ANALOG_PANEL
#ifdef __AU_7_ANALOG__
#include "AU_7_A.c"
#elif (defined __PANASONIC_7_ANALOG__)
#include "PANASONIC_7_A.c"
#elif (defined __AU_5_6_ANALOG__)
#include "AU_5_6_A.c"
#elif (defined __PVI_7_ANALOG__)
#include "PVI_7_A.c"
#elif (defined __PVI_9_ANALOG__)
#include "PVI_9_A.c"
#elif (defined __LG_7_ANALOG__)
#include "LG_7_A.c"
#elif (defined __TOSHIBA_7_ANALOG__)
#include "TOSHIBA_7_A.c"
#elif (defined __PVI_10_ANALOG__)
#include "PVI_10_A.c"
#elif (defined __AU_3_5_ANALOG__)
#include "AU_3_5_A.c"
#elif (defined __CPT_9_ANALOG__)
#include "CPT_9_A.c"
#elif (defined __Sharp_7_ANALOG__)
#include "Sharp_7_A.c"
#elif (defined __TMD_5_8_ANALOG__)
#include "TMD_5_8_A.c"
#elif (defined __PVI_5_ANALOG__)
#include "PVI_5_A.c"
#elif (defined __SANYO_7_ANALOG__)
#include "SANYO_7_A.c"
#elif (defined __PVI_6_2_ANALOG__)
#include "PVI_6_2_A.c"
#elif (defined __CHILIN_10_2_ANALOG__)
#include "CHILIN_10_2_A.c"
#elif (defined __LG_6_5_ANALOG__)
#include "LG_6_5_A.c"
#elif (defined __PVI_3_5_ANALOG__)
#include "PVI_3_5_A.c"
#endif
#else //digital panel
///----------------Digital panel--------------------//
#ifdef __AU_7_DIGITAL__
#include "AU_7_D.c"
#elif (defined __HITACH_7_DIGITAL__)
#include "HITACH_7_D.c"
#elif (defined __HANSTAR_9_DIGITAL__)
#include "HANSTAR_9_D.c"
#elif (defined __INCH_10_2_DIGITAL__)
#include "INCH_10_2_D.c"
#elif (defined __SHARP_8_DIGITAL__)
#include "SHARP_8_D.c"
#elif (defined __TOSHIBA_7_7_DIGITAL__)
#include "TOSHIBA_7_7_D.c"
#elif (defined __TOSHIBA_12_DIGITAL__)
#include "TOSHIBA_12_D.c"
#elif (defined __AU_12_DIGITAL__)
#include "AU_12_D.c"
#elif (defined __INCH_17_DIGITAL__)
#include "INCH_17_D.c"
#elif (defined __CMV_10_2_DIGITAL__)
#include "CMV_10_2_D.c"
#elif (defined __CPT_7_DIGITAL__)
#include "CPT_7_D.c"
#elif (defined __CHILIN_10_2_DIGITAL__)
#include "CHILIN_10_2_D.c"
///---------Digital panel- Serial RGB type------------//
#elif (defined __CHILIN_2_4_SERIAL__)
#include "CHILIN_2_4_S.c"
#elif (defined __AU_2_5_SERIAL__)
#include "AU_2_5_S.c"
#endif
#endif //end of Panel Type(analog/digital)
extern uCHAR idata m_cStandard;
extern uCHAR idata m_cChroma;//NTSC // add by Sherman 06'01'13
extern uCHAR idata m_cScaleratio;
extern uWORD m_wVRes; //as computed, used in output and scaling
extern uWORD m_wHRes; //as computed, used in scaling
extern uWORD idata m_wBuff[3];
extern uCHAR idata m_cBuff[4];
extern uDWORD m_dwBuff[2];
extern uWORD idata m_wVTotal;
extern uCHAR idata m_cSource;
extern uCHAR idata m_cModeStatus;
//extern uCHAR cSVideo;
extern void ClosePanel(uCHAR uR, uCHAR uG, uCHAR uB);
extern void OpenPanel(void);
uCHAR code ucaSignalStdRegP2[]={
0x0c, 0x18, 0x19, 0x1a, 0x1b, 0x82
};
uCHAR code ucaSignalStdValP2[]={
//NTSC
0x8a, 0x21, 0xf0, 0x7c, 0x0f, 0x42 ,
//PAL
0x67, 0x2a, 0x09, 0x8a, 0xcb, 0x52 ,
//SECAM
0x80, 0x28, 0xb3, 0x3b, 0xb2, 0x52 ,
#ifdef OtherSignals
//NTSC 4 // Add by Sherman 06'01'26
0x8a, 0x2a, 0x09, 0x8a, 0xcb, 0x42 ,
//PAL_M // Add by Sherman 06'01'26
0x67, 0x21, 0xe6, 0xef, 0xa3, 0x52 ,
//PAL_CN // Add by Sherman 06'01'26
0x67, 0x21, 0xf6, 0x94, 0x46, 0x52 ,
#endif
};
typedef enum{
itypeCVBS=0x00,
itypeSVIDEO,
itypeYPBPR
}Source_Type;
#if (defined T100_DEMOBOARD)
uWORD uiaSrcMux[]={
// 0x18,0x19
0x0000, itypeCVBS, // Reserved
0x0000, itypeCVBS, // CVBS1
0x0804, itypeCVBS, // CVBS1
0x2008, itypeCVBS, // CVBS1
0x1406, itypeSVIDEO,// Svideo0
0x0006, itypeSVIDEO,// Svideo1
#ifdef YPbPr
0x2824, itypeYPBPR,// add by Sherman 06'01'11
#endif
}; // Input source 5 // set the input mux values here, P0_18, P0_19
#elif (defined T101_DEMOBOARD)
uWORD uiaSrcMux[]={
0x0000, itypeCVBS, // Reserved
0x0100, itypeCVBS, // CVBS1 // no use
0x0000, itypeCVBS, // CVBS2
0x0404, itypeCVBS, // CVBS3
0x1008, itypeCVBS, // CVBS4
0x2806, itypeSVIDEO,// Svideo
#ifdef YPbPr
0x0224, itypeYPBPR,
#endif
}; // set the input mux values here, P0_18, P0_19
#elif (defined T102_DEMOBOARD)
uWORD uiaSrcMux[]={
0x0000, itypeCVBS, // Reserved
0x0804, itypeCVBS, // CVBS1
0x0200, itypeCVBS, // CVBS2
0x0504, itypeSVIDEO,// Svideo0
0x0004, itypeSVIDEO,// Svideo1
};
#elif (defined T112_DEMOBOARD)
uWORD uiaSrcMux[]={
0x0000, itypeCVBS, // Reserved
0x0100, itypeCVBS, // CVBS1
0x0404, itypeCVBS, // CVBS2
0x0001, itypeSVIDEO,// Svideo0
};
#elif (defined CUSTOMER_BOARD)
uWORD uiaSrcMux[]={
0x0000, itypeCVBS, // Reserved
0x0000, itypeCVBS, // CVBS1
0x0804, itypeCVBS, // CVBS1
0x2008, itypeCVBS, // CVBS1
0x1406, itypeSVIDEO,// Svideo0
0x0006, itypeSVIDEO,// Svideo1
}; // set the input mux values here, P0_18, P0_19
#endif
/****************************************************************************
* T10x Register No. and values for System and Tcon initial *
****************************************************************************/
//====== InitT10x Register No. and values
REGADRVAL code stInitT10xP0[]={
//adr , value
//#if (defined T100A)|(defined T102)
#ifdef T100
0x0A , 0x60, //ADC_ROFF // Change by Sherman 06'01'10
0x0B , 0x60, //ADC_GOFF // Change by Sherman 06'01'10
0x0C , 0x60, //ADC_BOFF // Change by Sherman 06'01'10
0x1A , 0x87, //ADC_AGC_SEL_REG
0xCA , DODIV, //PLLDIV_O
0xC2 , 0x12, //POUT_VSYNC_CTRL_REG
//for image quality
0x6C , 0x80, //OP_SAT_REG
0x60 , 0x00, //DCTI_BW_REG
0x61 , 0x88,//For char clear //LUMA_PKCTRL_REG
0x62 , 0x18,//For char clear //BP_PKCOEF_REG
0x63 , 0x0F,//For char clear //HP_PKCOEF_REG
0x64 , 0x04,//For char clear //60 //LP_PKCOEF_REG
0x66 , 0x88,//For color clear enable DCTI //DCTI_GAINCO_REG
0X1C , 0xF0, //BLANK_SYNCLV_REG
#else
0x00 , 0x00,
0x01 , 0x00,
0x02 , 0x00,
0x0A , 0x60, // Change by Sherman for Gamma Adjustment 05'12'19
0x0B , 0x60, // Change by Sherman for Gamma Adjustment 05'12'19
0x0C , 0x60,
0x1a , 0xc7,
0xCA , DODIV,//0x10|DODIV, // Change by Sherman 06'01'18
0xc2 , 0x00,
//for image quality
0x60 , 0x01,
0x1c , 0xb0,
0x61 , 0x8F,
0x62 , 0x0F,
0x63 , 0x0F,
0x64 , 0x04,
0x66 , 0x88,
#endif
0x97 , 0x95, //CSC_YCOEF_REG
0x98 , 0xCC, //CSC_CrRCOEF_REG
0x0D , 0x20, //5 //ADC_GENCTRL_REG
0xE0 , 0x92, //PW_MGRCTRL_REG
0x11 , 0x05, //YPbPr_CLPCTRL_REG
//Source Select--S Video
0x18 , 0x00, //ASRC_MUX_REG
0x19 , 0x07, //YCbCr_SW_REG
//Enable CSC
0x91 , 0x00, //BTIN_PATTERN_REG
//DSP Clock
#ifdef SEQ_MODE // For sequential mode, bruce, 2006/01/09
0xCB , (CPH1_PH | PHASE_DIV),
0xCC , (CPH3_PH | CPH2_PH),
0xC8 , DFDIV_S,
0xC9 , DIDIV_S,
0xCA , DODIV_S,
#else
0xC8 , DFDIV_40, //PLLDIV_F
0xC9 , DIDIV, //PLLDIV_I
#endif
//DSP Colck Polarity
0xC1 , 0xc8, //POUT_CTRL3_REG
//H&V Main Display Pixel Clock Setted
0xDC ,(H_Size&0xFF),//H Size //HMDISP_SIZE_L_REG
0xDD ,(H_Size>>8), //HMDISP_SIZE_H_REG
0xDE ,(V_Size&0xFF),//V Size //20 //VMDISP_SIZE_L_REG
0xDF ,(V_Size>>8), //VMDISP_SIZE_H_REG
//H&V Display Pixel Clock Setted
#ifdef _160_234
0xcb , 0x66,
0xcc , 0x42,
0x79 , 0x0d,
#endif
0xB0 , DISP_DFLT_HDENS, //H Start //DWHS_L_REG
0xB1 ,(DISP_DFLT_HDENS>>8), //DWHS_H_REG
0xB2 , DISP_DFLT_VDENS, //V Start //DWVS_L_REG
0xB3 ,(DISP_DFLT_VDENS>>8), //25 //DWVS_H_REG
0xB4 ,(H_Size&0xFF), //H Width //DWHSZ_L_REG
0xB5 ,(H_Size>>8), //DWHSZ_H_REG
0xB6 ,(V_Size&0xFF), //DWVSZ_L_REG
0xB7 ,(V_Size>>8), //DWVSZ_H_REG
0xB8 , DISP_DFLT_HTOTAL, //H Total //30 //PH_TOT_L_REG
0xB9 ,(DISP_DFLT_HTOTAL>>8), //PH_TOT_H_REG
0xBA , DISP_DFLT_VTOTAL, //V Total //PV_TOT_L_REG
0xBB ,(DISP_DFLT_VTOTAL>>8), //PV_TOT_H_REG
0xBC , DISP_DFLT_HSWIDTH, //HSYNC Width //PH_PW_L_REG
0xBD ,(DISP_DFLT_HSWIDTH>>8), //35 //PH_PW_H_REG
0xBE , DISP_DFLT_VSWIDTH, //VSYNC Width //PV_PW_L_REG
0xBF ,(DISP_DFLT_VSWIDTH>>8), //PV_PW_H_REG
//Scaling
0x72 , 0x33, //H Scale //SC_HOR_H1
0x73 , 0x73, //SC_HOR_H2
0x74 , 0x00, //V Scale //40 //SC_VER_V1
0x75 , 0x40, //SC_VER_V2
//LineBuffer Prefill
0xe2 , 0x11,
0x84 , 0x00, //LINE_BUF_L_REG
0x85 , 0x10, //LINE_BUF_H_REG
0xE1 , 0xa0, //OPIN_CFG_REG
0x50 , 0x10, //45 //VSYNC_TIME_MEA_REG
0x38 , 0x50, //HSYNC_MISSCNT_L_REG
0x39 , 0x00, //HSYNC_MISSCNT_H_REG
0x3A , 0x20, //VSYNC_DLT_REG
0x3B , 0x03, //HSYNC_DLT_REG
#ifdef TCON
0xE0 , (0x91 | CPH1 | CPH2 |CPH3), //PW_MGRCTRL_REG, Bruce, 2006/01/09 for flexibility
#ifdef T100
0xE1 , 0xf4, //OPIN_CFG_REG
#else
0xe1 , 0xe0,
#ifdef _160_234
0xe0 , 0xbf,
#endif
#endif
#else
0xE0 , (0x91 | CPH1 | CPH2 |CPH3), //PW_MGRCTRL_REG
0xE1 , 0x00, //OPIN_CFG_REG
#endif
0x9C , 0x02, //DITHERING
0x90 , 0x04,//0x04, //IMG_FUNCTRL_REG
//De-Interlace enable
0x30 , 0x00,//(I1CReadByte(TW101, 0x30)|0x01)//DITLC_VSHDW_REG
#ifdef OUT_PIN_CONF
0xE1 , OUT_PIN_CONF, //OPIN_CFG_REG
#endif
#ifdef Enable_HelfSample
#ifdef T100A
0x79 , 0x20,
#else
0x78 , 0xa3,
#endif
#endif
#ifdef EnableDither
0x90 , ENCSC | ENDITHER,
0x9c , OutputBit,
#else
0x90 , ENCSC,
#endif
#ifdef T112
0xea , 0x11,
#endif
0xff , 0x00// End of register settings, bruce, 2006/01/09
};
REGADRVAL code stInitT10xP2[]={
//adr , value
0x3f , 0x00, //ADC_ROFF // Change by Sherman 06'01'10
0x24 , 0xe9, //0 //0x24
0x25 , 0x0F, //0x25
//Video Register Page Setted
0x2E , 0x82, //HACT_START_REG
0x2F , 0x30, //HACT_WIDTH_REG
0x3F , 0x00, //SOFT_RESET_REG
0xc0 , 0x14, //5 //0xc0
0xe0 , 0x10, //0xe0
0x0C , 0x8a, //CHROMA_AGC_REG
0x18 , 0x21, //CHROMA_DTO0_REG
0x19 , 0xf0, //CHROMA_DTO1_REG
0x1A , 0x7c, //10 //CHROMA_DTO2_REG
0x1B , 0x0f, //CHROMA_DTO3_REG
0x30 , 0x24, //VACT_START_REG
0x31 , 0x61, //VACT_HEIGHT_REG
0x82 , 0x42, //COMB_FILTERCFG_REG
#ifdef T100
0x04 , 0xD8, //15 //HAGC_REG // Change by Sherman for Gamma Adjustment 05'12'19
0x10 , 0x27, //AGC_PKNO_REG
0x00 , 0x00, //SRCSEL_COMBF_REG
0x03 , 0x00, //COMB_FILTERMODE_REG
0x02 , 0x4B, //YC_AGC_REG
0x11 , 0xb9, //20 //AGC_PKGT_CTRL_REG
#else
0x04 , 0xD8, // Change by Sherman for Gamma Adjustment 05'12'19
0x10 , 0x27,
0x02 , 0x4B,
0x11 , 0xFF,
#endif
//Color
0x01 , 0x00,//(I1CReadByte(TW101+4, 0x01)|0x01), //BW_CTRL_REG
#ifdef T100
0x80 , 0x05,//For char clear //LUMINANCE_PKCTRL_REG
0x07 , 0x01,//For color bar clear //YC_OPCTRL_REG
0x08 , 0x70, //CONTRAST_REG // Change by Sherman for Gamma Adjustment 05'12'19
0x0A , 0x58, //25 //SAT_REG
0x09 , 0x18, //BRIGHT_REG
#else
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -